General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Project Status Priority Subject Assignee Updated
1264 Verilator Closed Normal verilator generates bad C++ with --public for module binds Wilson Snyder 02/02/2018 01:17 AM
1261 Verilator Closed Normal verilator generates bad C++ with --public for real module parameters Wilson Snyder 02/02/2018 01:17 AM
1260 Verilator Closed Normal verilator runs out of memory at gateAll Wilson Snyder 02/02/2018 01:16 AM
1254 Verilator Closed Normal verilator generates infinite loop Wilson Snyder 01/02/2018 11:15 PM
798 Verilator Closed Normal verilator does not detect dimension mismatch error 11/18/2017 10:48 PM
796 Verilator Duplicate Normal incorrect RTL under assert() causes verilator to produce incorrect C++ 06/28/2014 12:15 AM
795 Verilator Closed Normal Internal Error: ...: ../V3Slice.cpp:277: ArraySel dtyping failed when resolving slice 11/23/2017 04:38 PM
785 Verilator Closed Normal Support for SystemVerilog assertions John Coiner 03/12/2018 11:45 PM
784 Verilator Feature Normal Support for SystemVerilog coverage 06/10/2014 02:00 AM
783 Verilator Duplicate Normal Unsupported: Blocked and non-blocking assignments to same variable 06/10/2014 05:52 PM
706 Verilator Closed Normal verilator does not write parameter and localparam values into .vcd file Wilson Snyder 03/12/2014 12:05 AM
704 Verilator Closed Low verilator confuses parameter and pin in the error message Wilson Snyder 01/18/2014 06:30 PM
609 Verilator Closed High error on array port connection Wilson Snyder 02/05/2013 03:19 AM
595 Verilator Closed Normal Internal Error: ...: ../V3Inst.cpp:294: Input pin width mismatch 02/05/2013 03:22 AM
584 Verilator Duplicate Normal pure virtual method called/seg. fault 11/30/2012 11:05 PM
548 Verilator Closed Normal incorrect %Error: Duplicate declaration of CELLINLINE 09/04/2012 12:15 AM
546 Verilator Feature Normal Support static inside task 08/10/2012 11:42 PM
545 Verilator Feature Normal Support queues 08/09/2012 01:58 AM
544 Verilator Feature Normal Support associative arrays 01/25/2019 12:20 AM
543 Verilator Closed Normal defparam inside generate does not work correctly Wilson Snyder 09/04/2012 12:14 AM
542 Verilator Closed Normal import package is broken under multiply instantiated cells Wilson Snyder 09/04/2012 12:14 AM
516 Verilator Closed Low suppress multiple warnings for the same issue Wilson Snyder 07/31/2012 10:54 PM
512 Verilator Closed Normal %Error: ...: Unsupported tristate construct: BEGIN 'genblk5' Wilson Snyder 05/10/2012 12:34 AM
506 Verilator Closed Normal Support SystemVerilog string initializations 12/21/2014 12:09 AM
505 Verilator Closed Normal %Error: ...: Expecting expression to be constant, but can't determine constant for FUNCREF Wilson Snyder 07/31/2012 10:58 PM
(1-25/71) Per page: 25, 100

Also available in: Atom CSV