General

Profile

[logo] 
 
Home
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Project Status Priority Subject Assignee Updated
1664 Verilator New Normal Verilator Generates C++ code which does not compile ... 04/27/2020 01:04 PM
1663 Verilator New Normal Verilator Generates C++ code which does not compile ... 04/27/2020 07:31 AM
1659 Verilog-Perl Resolved Normal Preprocessor doesn't handle one case of definition substitution properly Wilson Snyder 01/11/2020 02:16 PM
1657 Verilator New Normal Investigate google build? Todd Strader 12/21/2019 03:36 PM
1656 Verilator Assigned Normal [RFC] Relaxing UNOPTFLAT by dividing unpacked array Yutetsu TAKATSUKASA 12/21/2019 03:01 PM
1655 Verilator Assigned Normal Build support for Windows. Kuba Ober 12/21/2019 02:35 PM
1650 Verilator Feature Normal Implement type_reference (medium starter task) 12/20/2019 01:23 AM
1649 Verilator Feature Low Lint filter specific warnings or wildcards/regexp 12/22/2019 07:51 PM
1647 Verilator Feature Low Queues in other unpacked arrays Stefan Wallentowitz 12/22/2019 07:52 PM
1646 Verilator New Low $bits for dynamic/runtime usage Stefan Wallentowitz 12/22/2019 07:53 PM
1644 Verilator Confirmed Normal Performance delta between 4.020 and 4.022 12/22/2019 07:53 PM
1643 Verilator Resolved Normal Foreach of dynamic sized queue Stefan Wallentowitz 12/18/2019 11:33 PM
1642 Verilator New Low Check for proper array sizes Stefan Wallentowitz 12/22/2019 07:55 PM
1641 Verilator Resolved Normal Statement queue pop_front error after foreach 12/17/2019 11:10 AM
1640 Verilator Assigned Normal disable iff in assertion causes assertion to fail Peter Monsson 12/22/2019 07:55 PM
1639 Verilator Feature Low Support $countbits (starter task) 12/15/2019 01:42 AM
1638 Verilator Feature Low Support $ferror/$fflush (starter task) 12/15/2019 01:40 AM
1637 Verilator Feature Low Support $displayb/o/h, $writeb/o/h (starter project) 12/15/2019 01:38 AM
1636 Verilator Resolved Low Add vpiTimeUnit and allow to specify time as string Stefan Wallentowitz 12/14/2019 12:28 AM
1634 Verilator Resolved Normal `uselib error with Verilator 12/13/2019 01:54 AM
1631 Verilator Resolved Normal -Wno-lint disables LITENDIAN and allows silent generation of code inconsistent with other simulators Julien Margetts 12/11/2019 10:16 PM
1628 Verilator Confirmed Normal Ongoing cleanup of SymbiFlow sv-tests (help wanted) 12/15/2019 10:41 PM
1627 Verilator Confirmed Normal Warnings and support of array concatenation 12/22/2019 07:56 PM
1626 Verilator Confirmed Normal Interface parameter circular assignment succeeds where it should not 12/22/2019 07:57 PM
1624 Verilator Confirmed Low Bad parameter width error message references parameter definition instead of reference 12/22/2019 07:57 PM
1623 Verilator Confirmed Low Interface declared in parent scope can be used incorrectly 12/22/2019 07:58 PM
1622 Verilator Confirmed Low Wrong modport directionality accross scopes doesn't trigger an error 12/22/2019 07:58 PM
1613 Verilator Confirmed Normal verilator %Warning-WIDTH false positive 12/22/2019 07:59 PM
1610 Verilog-Perl Resolved Normal Getopt thinks a path is a comment 11/21/2019 02:16 AM
1609 Verilator Feature Low Detect and warn appripriately on intentional latches Julien Margetts 12/22/2019 07:59 PM
1606 Verilator Resolved Normal Complete string methods (starter project) 12/15/2019 01:14 PM
1602 Verilator Assigned Normal Investigate Travis CMake error message Todd Strader 12/22/2019 08:00 PM
1601 Verilator Confirmed Normal Add SystemC to Travis 12/22/2019 08:00 PM
1593 Verilator Confirmed Normal Parameter-resolved constants from interface components 12/22/2019 08:01 PM
1572 Verilator Feature Normal Extend --protect-lib for foreign/embedded module use 12/22/2019 08:02 PM
1567 Verilator Feature Normal Cocotb Integration 12/22/2019 08:02 PM
1566 Verilator Confirmed Normal FST dumping is slow 10/17/2019 10:39 PM
1554 Verilator AskedReporter Normal There is a problem when Handling variables forced type conversion Todd Strader 12/22/2019 08:03 PM
1545 Verilator Confirmed Normal Warning-CASEOVERLAP is not triggering for signals wider than 12 12/22/2019 08:03 PM
1543 Verilator Feature Normal Improve performance of icache 10/06/2019 01:23 PM
1542 Verilator Feature Normal Improve performance of bit operations by vectorizing 10/06/2019 01:24 PM
1541 Verilator Feature Normal Support unpacked structs 10/06/2019 01:24 PM
1540 Verilator Feature Normal Improve internal elaboration algorithm 10/06/2019 01:00 PM
1539 Verilator Feature Normal Improve internals of inliner 10/06/2019 12:54 PM
1538 Verilator Feature Normal Support full UVM parsing and XML dump 10/06/2019 01:26 PM
1537 Verilator Feature Low Support FST structure tracing w/GTKwave 10/06/2019 12:31 PM
1524 Verilator Assigned Normal Support sensitivity to DPI function outputs Todd Strader 11/05/2019 03:09 AM
1523 Verilator Feature Normal Add waveform replay tool Todd Strader 12/18/2019 10:53 PM
1522 Verilator Feature Normal Support mutable top-level parameters for --protect-lib Todd Strader 10/25/2019 12:11 PM
1520 Verilator Feature Normal Improve --protect-lib performance Todd Strader 10/06/2019 01:30 PM
1518 Verilator Feature Normal Protect against --protect-lib Verilator runtime incompatibility Todd Strader 10/06/2019 01:27 PM
1517 Verilator Feature Normal Add support for additional simulators in --protect-lib Todd Strader 10/06/2019 01:27 PM
1516 Verilog-mode Confirmed Normal Wrong indentation after SV streaming statement 12/21/2019 03:15 PM
1515 Verilator Feature Low VPI: Log all variables that were accessed Stefan Wallentowitz 12/22/2019 08:05 PM
1514 Verilator Feature Low Switch for file to read public signals from Stefan Wallentowitz 12/22/2019 08:05 PM
1501 Verilator Confirmed Normal Support bind statements within generate blocks 12/22/2019 08:06 PM
1495 Verilog-mode Confirmed Normal Wrong statement continue alignment. 09/15/2019 03:40 PM
1489 Verilator Feature Normal Python support for Verilated designs Maarten De Braekeleer 12/22/2019 08:06 PM
1482 Verilator Feature Normal Conditional event controls ("iff") 12/22/2019 08:07 PM
1479 Verilator Feature Normal Feature Request: VerilatedVcd callback on rolloverMB Marc Jessome 12/22/2019 08:07 PM
1478 Verilator Confirmed Normal -faligned-new does not work under Travis with clang 07/18/2019 12:02 PM
1477 Verilator Assigned Normal Add macOS coverage in Travis CI 07/18/2019 10:33 AM
1470 Verilator Feature Low VPI systemtf Stefan Wallentowitz 09/26/2019 12:39 PM
1454 Verilator Feature Normal Support for loop index into generated arrays 12/22/2019 08:09 PM
1453 Verilog-mode Feature Normal AUTOLOGIC/AUTOINST for unpacked array signal input to submodule 10/18/2019 02:24 AM
1447 Verilog-mode Feature Normal Expand AUTOINST default values for parameters 05/29/2019 10:46 PM
1446 Verilog-mode Confirmed Normal SystemVerilog interface indentation in module declaration 05/29/2019 10:49 PM
1430 Verilator AskedReporter Normal Broken node on indexed interface modport Wilson Snyder 12/22/2019 08:09 PM
1404 Verilog-mode Confirmed Normal alignment within generate-if 03/03/2019 12:55 AM
1395 Verilator Feature Normal Extend UNUSED to flag signals which are not in the cone of a module output 12/22/2019 08:10 PM
1382 Verilator AskedReporter Normal Inconsistent LITENDIAN warnings on arrays 12/22/2019 08:10 PM
1373 Verilator Feature Normal Cannot write to top-level tristate ports 12/22/2019 08:11 PM
1369 Verilator Confirmed Normal Raise error / warning on continous assignment to reg Wilson Snyder 12/22/2019 08:11 PM
1366 Verilator AskedReporter Normal Large increase in design header file with threads and tracing 11/29/2018 11:13 PM
1321 Verilog-mode Confirmed Normal indentation of coverpoint is incorrect if coverpoint expression is a concatenation 12/21/2019 03:16 PM
1314 Verilator Confirmed Normal Bad scaling, if there are nasty forests of generate statements John Coiner 12/22/2019 08:12 PM
1313 Verilog-mode Confirmed Normal AUTOINST problem for module containing clocking block 07/15/2019 07:07 PM
1292 Verilator Feature Normal scr1 test suite: |-> and |=> operators are unsupported in assertions 12/22/2019 08:12 PM
1288 Verilator Confirmed Normal scr1 test suite: In some cases mixed assignment to struct member fails 12/22/2019 08:13 PM
1286 Verilator Confirmed Normal scr1 test suite: processing passes get stuck, and allocate huge amounts of system RAM when verilog contains memory blocks 03/10/2018 04:21 AM
1283 Verilog-mode Confirmed Normal Feature request: Allow user to break movement on '_' symbols 03/08/2018 02:25 PM
1278 Verilator Confirmed Normal Unsupported LHS tristate construct: ARRAYSEL 12/22/2019 08:15 PM
1272 Verilog-mode Confirmed Normal alignment and indentation issue with import and "=" for localparam 02/02/2018 12:30 AM
1257 Verilog-mode Confirmed Normal Indentation within generate construct after always block is wrong if generate/endgenerate omitted 05/10/2019 01:06 AM
1184 Verilator Feature Normal Verilator doesn't detect multiple assignment 12/22/2019 08:15 PM
1168 Verilog-mode Feature Normal Is it possible to make "begin" keyword align with case expression? 11/30/2017 06:36 AM
1167 Verilog-mode Confirmed Normal Port list is not aligned properly when the first port declaration is not start from a new line 11/19/2017 01:38 PM
1163 Verilog-mode Confirmed Normal Module mis-indent within generate statement 05/22/2017 05:42 PM
1160 Verilog-mode Confirmed Normal Understand few defconsts 05/08/2017 11:53 PM
1157 Verilog-mode Feature Normal Auto-alignment on comments in PORT declaration 04/26/2017 04:58 PM
1104 Verilator Feature Normal No support for parameterized interface in module "signal" list. 11/23/2017 05:24 PM
1096 Verilator Confirmed Normal UNOPT and UNOPTFLAT V3Split optimizations 07/12/2017 02:14 AM
1092 Verilog-mode Confirmed Normal Highlighting bug; highlights wrong block of code 11/19/2017 01:35 PM
1085 Verilog-mode Feature Normal Besides ignore regex, need force regex for auto-output 11/19/2017 01:57 PM
1082 Verilog-mode Feature Normal Smart indenting multi-line `define 08/25/2016 05:41 PM
1074 Verilog-mode Confirmed Normal Backslash inside quotes for uvm_info/error messages 11/19/2017 01:33 PM
1070 Verilog-mode Confirmed Normal Auto-completion results in runaway emacs process in emacs 24.4 on Debian using 2016-04-23-5f6855e-vpo 11/19/2017 02:00 PM
1064 Verilog-Perl Confirmed Normal Parser doesn't understand constraint implication operator ('->') 09/09/2016 08:20 AM
1048 Verilog-mode Confirmed Normal indention after 'package ... endpackage' is one level too deep 11/19/2017 01:32 PM
1047 Verilog-mode Confirmed Normal indention after 'interface class ... endclass' is one level too deep 11/19/2017 01:32 PM
1036 Verilator Confirmed Normal Reset fails to respond when driven from vector containing clock enable 02/24/2016 02:42 PM
1027 Verilator Confirmed Normal Partly out of range part-select gives wrong runtime result 02/10/2016 07:30 PM
1019 Verilog-mode Confirmed Normal AUTOOUTPUTEVERY and AUTOWIRE: Signal declared multiple times 11/19/2017 01:31 PM
1011 Verilator Confirmed Normal Can't reference interface functions inside of generate blocks 11/19/2017 12:56 PM
1008 Verilator Confirmed Normal Incorrect results with partially out-of-bounds part select (re-opened) 11/19/2017 12:54 PM
988 Verilog-mode Confirmed Normal Misalignment of labeled assertions inside if...else... 11/19/2017 01:28 PM
962 Verilog-mode Confirmed Normal AUTOARG order with AUTOINPUT 09/04/2015 01:05 PM
960 Verilog-mode Confirmed Normal Restart alignment after empty or comments lines 11/19/2017 01:27 PM
956 Verilog-mode Feature Low Using ':' for end-lable instread of "// SysteVerilog 11/19/2017 01:26 PM
955 Verilog-mode Confirmed Normal End mis-indents with sized replication 03/26/2018 08:48 PM
922 Verilog-mode Confirmed Normal Consistent comment column 11/19/2017 01:26 PM
920 Verilog-mode Confirmed Normal SystemVerilog class auto declaration line up 11/19/2017 01:22 PM
898 Verilog-mode Feature Normal Modify `verilog-pretty-declarations` line up the comments 11/19/2017 01:20 PM
892 Verilog-mode Feature Normal Auto-assignment via pattern matching 11/19/2017 01:58 PM
860 Verilator Feature Low Support for /*verilator public*/ on SV structs too? 12/19/2014 11:17 PM
850 Verilator Feature Normal Find UNUSED and UNDRIVEN components in structs 10/18/2019 12:06 AM
838 Verilog-mode Confirmed Normal randsequence misindented 11/19/2017 01:17 PM
821 Verilator Feature Normal Support RHS of ==? or !=? as a indexed element into parameter array 06/29/2019 11:17 AM
792 Verilator Confirmed Normal Incorrect handling of index out of declared bound on multi-dim packed array 06/30/2014 07:34 AM
784 Verilator Feature Normal Support for SystemVerilog coverage 06/10/2014 02:00 AM
757 Verilator Feature Low Verilator ignores sense list of combo always block 10/09/2019 12:27 AM
726 Verilator Feature Normal Support enum type checking lint checks 03/25/2014 12:27 AM
697 Verilator Feature Normal Support net aliasing 11/07/2013 07:22 PM
678 Verilator Confirmed Normal Missing initial positive edge when using --x-initial-edge 10/18/2019 12:06 AM
665 SVN::S4 Feature Normal speedup s4 update after viewspec change Wilson Snyder 11/19/2017 01:02 PM
662 Verilator Confirmed Normal Clock gated signals not synchronised if used as a logical input 07/03/2013 12:39 AM
648 Verilator Confirmed Normal Error-BLKANDNBLK with nested modules in generate block 01/26/2019 04:28 AM
636 Verilog-mode Confirmed Normal SV Interface indentation issue in module ports 11/19/2017 01:16 PM
629 Verilator Feature Low Non-vector timing loop warning 03/16/2013 12:33 AM
585 Verilog-mode Confirmed Normal Problem with verilog-pretty-declarations function and parameter/localparam keywords, fix in attachment 11/19/2017 01:15 PM
562 Verilog-mode Feature Normal bus width alignment 11/06/2014 09:31 PM
546 Verilator Feature Normal Support static inside task 08/10/2012 11:42 PM
533 Verilator Feature Low Missing width warning when part of a bus is compared 07/20/2012 03:27 PM
528 Verilator Feature Normal Support for reserved words weak0 and weak1 11/03/2012 12:04 PM
496 Verilator Feature Low Unsupported: tristate construct: ASSIGNDLY 04/26/2012 11:14 PM
487 Verilator Feature Normal Support short-circuiting of bitswise AND and OR 10/18/2019 12:06 AM
485 Verilator Feature Low verilator does not detect if block name is used twice 04/19/2012 09:46 PM
468 Verilator Feature Low Support primitive instantiations 04/25/2012 12:43 AM
449 Verilator Confirmed Normal Using public accessor tasks/functions to read and write registers causes BLKANDNBLK error 10/18/2019 12:06 AM
447 Verilog-mode Confirmed Normal verilog-pretty-expr doesn't work in latest version 03/07/2012 12:23 AM
435 Verilog-mode Confirmed Normal Indenting comments on declarations in v736 11/19/2017 01:12 PM
419 SVN::S4 Confirmed Normal s4 update fails to remove a view when it is removed from viewspec Wilson Snyder 11/19/2017 01:02 PM
418 SVN::S4 Confirmed Normal aliased entries in s4_state cause warnings on s4 update Wilson Snyder 11/19/2017 01:02 PM
417 SVN::S4 Feature Normal Potential new s4 commands: doview and unview Wilson Snyder 11/19/2017 01:02 PM
416 SVN::S4 Feature Normal s4 view command support for regexps at multiple levels of directory hierarchy Wilson Snyder 11/19/2017 01:01 PM
408 Verilator Confirmed Low verilator generates incorrect C++ code when genvar is used incorrectly 03/10/2012 07:09 AM
386 Verilog-mode Feature Normal Indenting of user-defined data types 07/23/2019 01:05 AM
380 Verilator Feature Normal Support of VHDL93 Sebastien Van Cauwenberghe 08/10/2011 06:49 AM
379 Verilator Feature Normal Support dynamic memory new and delete 03/02/2012 11:42 PM
378 Verilator Feature Normal Support properties and assertions 03/02/2012 11:42 PM
377 Verilator Feature Normal Support classes and methods 02/06/2016 11:16 PM
366 Verilator Feature Normal Support sensitivity of arrayed variables 07/21/2011 11:31 AM
365 Verilator Feature Normal bidrectional arrays not supported as module ports 11/23/2017 04:45 PM
364 Verilator Feature Normal blocking & non-blocking assigns -- verilator issues error when no logical conflict exists 11/13/2019 09:39 PM
308 Verilog-mode Feature Normal Indenting/Highlighting user defined types 02/21/2011 02:21 AM
286 Verilog-mode Feature Low Identation of classes inside package in SystemVerilog 11/19/2017 01:10 PM
236 Verilator Feature Normal Support real event loop 12/21/2019 01:08 PM
235 Verilator Feature Normal Support fork-joins and time delays 04/07/2010 01:27 PM
234 Verilator Feature Normal Support time and `timescales 12/14/2019 03:16 PM
225 Verilator Feature Normal hierarchical compilation of designs for scalability 03/17/2010 08:14 PM
63 Verilator Feature Normal False Signal unoptimizable: circular logic warning 05/27/2016 10:14 PM
50 Verilator Feature Normal Clock gating support? 10/28/2009 01:51 PM
    (1-162/162) Per page: 25, 100, 250

    Also available in: Atom CSV