Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Verilog-Mode Github Repository

Added by Wilson Snyder about 7 years ago

The Verilog-Mode source tree, including the self-tests for indentation and AUTOs, is now available as a github repository. See Installing for details.


Comments