Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Verilator 3.904 Released

Added by Wilson Snyder 6 months ago

Verilator 3.904 2017-05-30

  • Fix non-cutable ordering loops on clock arrays, bug1009. [Todd Strader]
  • Support ports of array of reals, bug1154. [J Briquet]
  • Support arrayed parameter overrides, bug1153. [John Stevenson]
  • Support $value$plusargs with variables, bug1165. [Wesley Terpstra]
  • Support modport access to un-modport objects, bug1161. [Todd Strader]
  • Add stack trace when can't optimize function, bug1158. [Todd Strader]
  • Add warning on mis-sized literal, bug1156. [Todd Strader]
  • Fix interface functions returning wrong parameters, bug996. [Todd Strader]
  • Fix non-arrayed cells with interface arrays, bug1153. [John Stevenson]
  • Fix --assert with complex case statements, bug1164. [Enzo Chi]

Comments