Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Verilator 3.912 Released

Added by Wilson Snyder 3 months ago

Verilator 3.912 2017-09-23

  • Verilated headers no longer "use namespace std;" User's code without "std::" prefixes may need "use namespace std;" to compile.
  • Support or/and/xor array intrinsic methods, bug1210. [Mike Popoloski]
  • Support package export, bug1217. [Usuario Eda]
  • Fix ordering of arrayed cell wide connections, bug1202 partial. [Mike Popoloski]
  • Support module port parameters without defaults, bug 1213. [Mike Popoloski]
  • Add performance information to --stats file.
  • Simplify VL_CONST_W macro generation for faster compiles.
  • Fix LITENDIAN warning on arrayed cells, bug1202. [Mike Popoloski]
  • Fix enum ranges without colons, bug1204. [Mike Popoloski]
  • Fix GCC noreturn compile error, bug1209. [Mike Popoloski]
  • Fix constant function default parameters, bug1211. [Mike Popoloski]
  • Fix non-colon array of interface modports, bug1212. [Mike Popoloski]
  • Fix .name connections on interfaces, bug1214. [Mike Popoloski]
  • Fix wide array indices causing compile error.
  • Better optimize Shift-And, and replication constructs.

Comments