Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Verilator 3.920 released

Added by Wilson Snyder 8 months ago

Verilator 3.920 2018-02-01

  • Moving forward, use the git "stable" branch to track the latest release, and git "v#.###" tags for specific releases.
  • Support 'assume' similar to 'assert', bug1269. [Dan Gisselquist]
  • Fix tracing example file output, bug1268. [Enzo Chi]
  • Fix gate optimization out of memory, add --gate-stmts, bug1260. [Alex Solomatnikov]
  • Fix compile error on public real parameters by suppressing, bug1261. [Alex Solomatnikov]
  • Fix input-only tristate comparisons, bug1267. [Alexis G]
  • Fix missing edge type in xml output, msg2480. [Alexis G]
  • Fix compile error with --public and interface bind, bug1264. [Alexis G]
  • Remove c++filt, bug1265. [Stefan Wallentowitz]

Comments