Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Activity

From 05/29/2017 to 06/27/2017

06/22/2017

10:38 PM Issue #1152 (Closed): Parameter arrays in module parameter port list
In 3.906.
Wilson Snyder
10:38 PM Issue #1176 (Closed): Implicit port connection .* does not work for interfaces
In 3.906.
Wilson Snyder
10:38 PM Issue #761 (Closed): Verilator uses undeclared helper function for power op > 64 bits
In 3.906.
Wilson Snyder
10:37 PM Issue #1174 (Closed): Shift gives VL_SHIFTR_IIW not declared
In 3.906.
Wilson Snyder
10:37 PM Issue #1172 (Closed): Incorrect result for packed array with non-zero LSB typedef
In 3.906.
Wilson Snyder
10:37 PM Verilator 3.906 Released
* Verilator 3.906 2017-06-22
*** Support set_time_unit/set_time_precision in C traces, msg2261.
*** Fix ext...
Wilson Snyder

06/21/2017

10:57 PM Issue #1178 (NoFixNeeded): Trouble compiling c files
Verilator relies on "make" to determine the rules used to run the compiler, which by default is "cc". Make then calls... Wilson Snyder
09:09 PM Issue #1178 (NoFixNeeded): Trouble compiling c files
Like issue #930, I am able to compile .cpp files, but I am unable to compile .c files.
The message that I get is "Ma...
Mario Maccanelli

06/20/2017

11:42 PM Issue #1136 (NotEnoughInfo): Unique Case + linting
Closing due to age - if you have a test case feel free to post it and I'll reopen.
Wilson Snyder
11:41 PM Issue #1152 (Resolved): Parameter arrays in module parameter port list
Wilson Snyder
10:40 PM Issue #1176 (Resolved): Implicit port connection .* does not work for interfaces
Fixed in git towards 3.905.
Wilson Snyder
03:34 AM Issue #1176: Implicit port connection .* does not work for interfaces
Wilson Snyder wrote:
> "if" is a Verilog keyword. Perhaps you oversimplified the example, if so please attach a com...
Maciej Piechotka
01:34 AM Issue #1176 (NoFixNeeded): Implicit port connection .* does not work for interfaces
"if" is a Verilog keyword. Perhaps you oversimplified the example, if so please attach a complete example (not using... Wilson Snyder
01:09 AM Issue #1176 (Closed): Implicit port connection .* does not work for interfaces
The following code does not compile with error @Can't find definition of signal, again: if@. It does work with manual... Maciej Piechotka

06/16/2017

02:57 PM Issue #1175: Incorrect simulation results
OK, I get the point. Thanks for the tutorial. BTW the -Wall flag in verilator is very useful.
Ivan de Jesus Deras Tabora
01:38 AM Issue #1175: Incorrect simulation results
BTW, if you use the -Wall flag, verilator will warn about this and other possible coding issues.
Wilson Snyder
12:46 AM Issue #1175 (NoFixNeeded): Incorrect simulation results
Either answer is correct as your code is not race free. See a language tutorial about use of blocking assignments in... Wilson Snyder
12:22 AM Issue #1175 (NoFixNeeded): Incorrect simulation results
I found a problem with verilator when working on a project that uses some counters. I have attached 3 files to give ... Ivan de Jesus Deras Tabora

06/07/2017

10:31 AM Issue #1172: Incorrect result for packed array with non-zero LSB typedef
Thats great, thanks! James Pallister
12:07 AM Issue #1172 (Resolved): Incorrect result for packed array with non-zero LSB typedef
Fixed in git towards 3.905.
The problem was more related to the :1 in the unpacked array. I fixed another similar ...
Wilson Snyder

06/06/2017

12:30 AM Issue #761 (Resolved): Verilator uses undeclared helper function for power op > 64 bits
Fixed in git towards 3.905.
Wilson Snyder

06/05/2017

11:57 AM Issue #1174 (Resolved): Shift gives VL_SHIFTR_IIW not declared
Likewise there would be a similar error for shift left or shift right signed (VL_SHIFTL_IIW or VL_SHIFTRS_IIW).
Fi...
Wilson Snyder
11:21 AM Issue #1174 (Closed): Shift gives VL_SHIFTR_IIW not declared
The following autogenerated test from Clifford Wolf gives an error:
module issue_048(a, b, y);
input [1:0] a;...
Wilson Snyder
10:23 AM Issue #1172 (Closed): Incorrect result for packed array with non-zero LSB typedef
Hi,
Defining an array with a type created by a typedef, then using that array with a subscript results in the wron...
James Pallister

05/31/2017

02:07 AM Issue #1161 (Closed): Modport access to un-modport-able objects
In 3.904.
Wilson Snyder
02:07 AM Issue #1164 (Closed): Failed generate C++ code with unique casez when "--assert" argument
In 3.904.
Wilson Snyder
02:07 AM Issue #996 (Closed): Interface getter functions for interface parameters return default (not over...
In 3.904.
Wilson Snyder
02:07 AM Issue #1156 (Closed): Numeric literals may overflow without a warning
In 3.904.
Wilson Snyder
02:06 AM Issue #1158 (Closed): V3Simulate doesn't return the call stack when it can't optimize a function
In 3.904.
Wilson Snyder
02:06 AM Issue #1165 (Closed): $value$plusargs requires a string instead of an expression
In 3.904.
Wilson Snyder
02:06 AM Issue #1153 (Closed): ../V3Inst.cpp:360: Module dearray failed -- unpacked array of interfaces ba...
In 3.904.
Wilson Snyder
02:06 AM Issue #1154 (Closed): bus of wreal (packed array) not supported
In 3.904.
Wilson Snyder
02:06 AM Issue #1009 (Closed): Non-cutable ordering loop when using an array of clocks
In 3.904.
Wilson Snyder
02:05 AM Verilator 3.904 Released
Verilator 3.904 2017-05-30
*** Fix non-cutable ordering loops on clock arrays, bug1009. [Todd Strader]
*** ...
Wilson Snyder
 

Also available in: Atom