Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Activity

From 04/25/2017 to 05/24/2017

05/19/2017

11:20 AM Issue #1165: $value$plusargs requires a string instead of an expression
The spec says it's an integer return, so the warning is technically correct, but silly. I committed to suppress it wh... Wilson Snyder
05:13 AM Issue #1165: $value$plusargs requires a string instead of an expression
Ok. I've figured it out. The return value of $value$plusargs MUST be inspected, otherwise the call is optimized away ... Wesley Terpstra
04:07 AM Issue #1165: $value$plusargs requires a string instead of an expression
I've tried verilator commit 7fb29621c3a28b37967b23691adb629e9cd385b6... it does not seem to update myplus. I'm invest... Wesley Terpstra
03:28 AM Issue #1165: $value$plusargs requires a string instead of an expression
Firstly, thanks a lot for taking a look into fixing this! I noticed that $value$plusargs is returning a 32-bit value ... Wesley Terpstra
02:43 AM Issue #1165 (Resolved): $value$plusargs requires a string instead of an expression
Basically, yes, but lots of details involved, as this dates back to before Verilator had true string support.
Anyh...
Wilson Snyder
02:49 AM Issue #996 (Resolved): Interface getter functions for interface parameters return default (not ov...
Great! Thanks again for good work.
Pushed to git towards 3.903.
Wilson Snyder

05/18/2017

08:05 PM Issue #1165: $value$plusargs requires a string instead of an expression
I've set up an issue in the rocketchip repository that links to this issue. https://github.com/freechipsproject/rocke... Wesley Terpstra
07:14 PM Issue #1165: $value$plusargs requires a string instead of an expression
I've tried to implement this myself, but I got lost in the various output forms that use an AstNode. It does not seem... Wesley Terpstra
01:17 AM Issue #1165 (Resolved): $value$plusargs requires a string instead of an expression
In src/verilog.y there is this:
| yD_VALUEPLUSARGS '(' str ',' expr ')' { $$ = new AstValuePlusArgs(...
Wesley Terpstra
12:17 AM Issue #1164 (Resolved): Failed generate C++ code with unique casez when "--assert" argument
Thanks for the test.
Fixed in git towards 3.903. I used a relatively big hammer, so check no previously working c...
Wilson Snyder

05/17/2017

04:26 AM Issue #1164 (Resolved): Failed generate C++ code with unique casez when "--assert" argument
Verilator version: 3.902
Command for reproduce it: verilator --assert --cc unique_case.sv
Error Message:
%Erro...
Enzo Chi
01:42 AM Issue #1117: Can't compile with "--assert" for files with "unique casez"
The example you showed for me gives an assertion failure since it does overlap.
Can you please modify test_regress...
Wilson Snyder

05/16/2017

02:53 AM Issue #1117: Can't compile with "--assert" for files with "unique casez"
Tried with modified code on 3.902, it still failed. Please check the modified test code.... Enzo Chi

05/12/2017

02:39 PM Issue #996: Interface getter functions for interface parameters return default (not overridden) v...
Ready to go:
https://github.com/toddstrader/verilator-dev/tree/intf_parameter_const_access
Passes all Verilator t...
Todd Strader

05/11/2017

10:21 PM Issue #996: Interface getter functions for interface parameters return default (not overridden) v...
OK, I think I just rubber ducked this. Please ignore the previous post. I've got something which is passing now. I... Todd Strader
04:03 PM Issue #996: Interface getter functions for interface parameters return default (not overridden) v...
Looking at this again:
https://github.com/toddstrader/verilator-dev/tree/intf_parameter_const_access
When I run t...
Todd Strader

05/10/2017

11:06 PM Issue #1161 (Resolved): Modport access to un-modport-able objects
Great. Pushed to git towards 3.903.
Wilson Snyder
08:14 PM Issue #1161 (Resolved): Modport access to un-modport-able objects
From 25.10 in the LRM:... Todd Strader

05/09/2017

10:56 PM Issue #1158 (Resolved): V3Simulate doesn't return the call stack when it can't optimize a function
Pushed to git towards 3.903.
BTW made a minor change to use _bad for tests that have warnings instead of _fatal, j...
Wilson Snyder
05:44 PM Issue #1158: V3Simulate doesn't return the call stack when it can't optimize a function
OK, then I would advocate leaving prettyNumber() in V3Simulate since I think it has more affinity with that code than... Todd Strader
05:09 PM Issue #1158: V3Simulate doesn't return the call stack when it can't optimize a function
V3EmitV is only used by CDC at present, so may have bugs where it isn't very verbose.
>Is it fair to say that V3Em...
Wilson Snyder
03:58 PM Issue #1158: V3Simulate doesn't return the call stack when it can't optimize a function
Fascinating, I didn't know Verilator could emit Verilog. It looks like this is mainly used for debugging. Is that c... Todd Strader
12:06 PM Issue #1009 (Resolved): Non-cutable ordering loop when using an array of clocks
Golden. Pushed to git towards 3.903.
Wilson Snyder
10:03 AM Issue #1009: Non-cutable ordering loop when using an array of clocks
Fixed, and passing both Verilator tests and our internal tests:
https://github.com/toddstrader/verilator-dev/tree/cl...
Todd Strader
12:19 AM Issue #1009: Non-cutable ordering loop when using an array of clocks
Ready to merge but one complication:
../V3Gate.cpp:1408:5: error: control reaches end of non-void function [-Wer...
Wilson Snyder

05/08/2017

11:52 PM Issue #1158: V3Simulate doesn't return the call stack when it can't optimize a function
I don't see a need for an option.
Instead of pretty number, please call something similar to V3Cdc.cpp's use of V3...
Wilson Snyder
08:02 PM Issue #1158: V3Simulate doesn't return the call stack when it can't optimize a function
I've got stack tracing working and I added complex data type pretty printing (for some complex data types). Here's a... Todd Strader
12:29 PM Issue #1158: V3Simulate doesn't return the call stack when it can't optimize a function
Do you think there should be an option to turn this behavior on? I'll always want to see it, but it's possible that ... Todd Strader

05/05/2017

08:34 PM Issue #1009: Non-cutable ordering loop when using an array of clocks
I believe I've incorporated all of your feedback:
https://github.com/toddstrader/verilator-dev/tree/clockloop_new
...
Todd Strader

04/29/2017

11:47 AM Issue #659: Support finitely recursive modules
Sorry, I don't have any progress on this. You can of course disable the UNOPTFLAT warning. Wilson Snyder
02:35 AM Issue #1152: Parameter arrays in module parameter port list
Fixed in git towards 3.903. The fix for now is a bit simple, it will work with simple arrays, but likely more compli... Wilson Snyder
12:10 AM Issue #1153 (Resolved): ../V3Inst.cpp:360: Module dearray failed -- unpacked array of interfaces ...
Fixed in git towards 3.903.
Wilson Snyder

04/28/2017

10:56 AM Issue #1009: Non-cutable ordering loop when using an array of clocks
Wow, how did this code end up so small? That's great.... Wilson Snyder
10:25 AM Issue #1152 (Feature): Parameter arrays in module parameter port list
The parameter-value simulator doesn't support arrays at present. Looks to be a bit of work, stay tuned.
Wilson Snyder
10:11 AM Issue #1154 (Resolved): bus of wreal (packed array) not supported
Thanks for the test. Fixed in git towards 3.903.
Wilson Snyder

04/26/2017

10:34 PM Issue #1156 (Resolved): Numeric literals may overflow without a warning
Thanks again!
Pushed to git towards 3.903.
Wilson Snyder
02:22 PM Issue #659: Support finitely recursive modules
Any news regarding this? I'm trying to write a finitely-recursive tree adder.
I first tried this by inputting a wide...
Udi Finkelstein
11:16 AM Issue #1155: verilog context free grammar
P.S. It's impossible to parse SystemVerilog with a context free grammar.
Wilson Snyder
11:16 AM Issue #1155 (NoFixNeeded): verilog context free grammar
Please use forums for questions. Anyhow, see
http://www.veripool.org/wiki/verilog-perl/Manual-verilog-perl#Veril...
Wilson Snyder
11:12 AM Issue #1158 (Assigned): V3Simulate doesn't return the call stack when it can't optimize a function
I'd suggest adding a stack, then on visit(AstNodeFTaskRef) push nodep to it. Pop at the bottom of that function afte... Wilson Snyder
 

Also available in: Atom