Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Activity

From 05/16/2012 to 06/14/2012

06/14/2012

02:01 PM Issue #523: search for package on import
Thanks for the quick response. Joe Eiler
12:27 AM Issue #523 (WillNotFix): search for package on import
IEEE strongly suggests it needs to be declared first, and the big three simulators agree it needs to be `included fir... Wilson Snyder

06/13/2012

11:58 PM Issue #523 (WillNotFix): search for package on import
When an import statement is encountered should verilator search for the package if it hasn't already seen it? Questa ... Joe Eiler

05/31/2012

03:19 AM Issue #521 (Closed): Problem with -DVL_LEAK_CHECKS
Fixed most leaks (rest should go away when other features go in).
When compiled with VL_LEAK_CHECKS, --debug-check...
Wilson Snyder

05/30/2012

02:59 AM Issue #521: Problem with -DVL_LEAK_CHECKS
This is fixed in git, the core dump was due to recent changes for structs.
The check does report many leaks though...
Wilson Snyder

05/29/2012

02:31 PM Issue #521 (Closed): Problem with -DVL_LEAK_CHECKS
I enabled -DVL_LEAK_CHECKS (by uncommenting the line in src/Makefile_obj.in). Building Verilator failed with:
<pre...
Jeremy Bennett

05/22/2012

01:32 AM Issue #516 (Resolved): suppress multiple warnings for the same issue
Wilson Snyder
01:32 AM Issue #516 (Assigned): suppress multiple warnings for the same issue
Thought I'd knock this off in a few minutes, but forgot about multi line messages.
Anyhow fixed in git towards 3.9...
Wilson Snyder

05/21/2012

10:45 PM Issue #517 (Feature): Constant expression in generated block index not recognized
Wilson Snyder
10:45 PM Issue #517: Constant expression in generated block index not recognized
Link at present is a textual match, and it can't resolve cross-module references statically unless they are a constan... Wilson Snyder
02:10 PM Issue #517: Constant expression in generated block index not recognized
Investigating further, the problem is that this is a very early pass. So in fact even a plain constant parameter will... Jeremy Bennett
12:50 PM Issue #517 (Closed): Constant expression in generated block index not recognized
The following code fails to recognize the constant expression used as index into an array of generated module instanc... Jeremy Bennett
10:42 PM Issue #515 (Closed): Test for System Verilog enumeration methods
Great, committed.
Wilson Snyder
12:23 PM Issue #515: Test for System Verilog enumeration methods
Please pull an updated version from https://github.com/jeremybennett/verilator/tree/sv-enum-test.
The intention wa...
Jeremy Bennett

05/17/2012

05:49 PM Issue #516 (Closed): suppress multiple warnings for the same issue
In complex designs with multiple instances of the same module, verilator generates multiple warnings for the same iss... Alex Solomatnikov
02:19 AM Issue #511 (Resolved): signed/unsigned mixed calculation with WIDTH warning off
Fixed in git towards 3.840++.
Wilson Snyder

05/16/2012

11:31 PM Issue #513 (Resolved): Loop causes internal error
Better error message, fixed in git towards 3.900+.
Wilson Snyder
10:39 PM Issue #473 (Closed): Set of SystemVerilog tests
Merged to git.
Minor changes: removed trailing whitespace, removed some empty comment sections, added unsupported(...
Wilson Snyder
11:08 AM Issue #473: Set of SystemVerilog tests
I've done some more work on the enum, and will submit a separate issue with a new test to cover some of the enum oper... Jeremy Bennett
10:18 PM Issue #515 (AskedReporter): Test for System Verilog enumeration methods
Thanks for the test.
This test needs to pass on VCS, NC or another simulator first. All complain "localparam t_pi...
Wilson Snyder
04:35 PM Issue #515 (Closed): Test for System Verilog enumeration methods
System Verilog provides a set of methods for operating on enumerations. This new test, @t_sv_enum_type_methods.pl@, e... Jeremy Bennett
 

Also available in: Atom