Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Activity

From 06/18/2012 to 07/17/2012

07/17/2012

05:40 PM Issue #531: Combinatorial loop fails to converge
Thanks for the explanation.
This came out of my efforts to get combinatorial always blocks with non-blocking assig...
Jeremy Bennett
05:01 PM Issue #531: Combinatorial loop fails to converge
P.S. what they are probably really after is
always @(posedge clk or negedge clk)
y <= y + 1
Wilson Snyder
05:00 PM Issue #531 (AskedReporter): Combinatorial loop fails to converge
always @(non-edge) with only ='s indicates combinatorial logic. This I suspect won't synthesize, either, which is th... Wilson Snyder
04:56 PM Issue #531 (NoFixNeeded): Combinatorial loop fails to converge
This may not be a bug, but a failure by me to understand the limitations of cycle accurate modeling. The following co... Jeremy Bennett

07/15/2012

04:27 PM Issue #530 (Resolved): Compiler error with GCC 4.7.0
Thanks for the good patch set. Fixed in git towards 3.840+.
Wilson Snyder
03:19 PM Issue #385: Dpi exported tasks with array inputs don't compile.
I'm not actively working on DPI improvements, so there will be a good wait. If you would like to try to make the imp... Wilson Snyder

07/03/2012

03:52 PM Issue #530 (Closed): Compiler error with GCC 4.7.0
Compiling Verilator with GCC 4.7.0 generates the following error:
../V3Clean.cpp: In member function ‘void Clea...
Jeremy Bennett

06/29/2012

07:56 AM Issue #528 (Feature): Support for reserved words weak0 and weak1
Code:... Christian Gelinek

06/27/2012

08:31 PM Issue #385: Dpi exported tasks with array inputs don't compile.
I'd like to bump this as a requested feature; I'm working on a driver where passing variable-length data would be ver... Guy Hutchison
 

Also available in: Atom