Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Activity

From 03/31/2017 to 04/29/2017

04/29/2017

11:47 AM Issue #659: Support finitely recursive modules
Sorry, I don't have any progress on this. You can of course disable the UNOPTFLAT warning. Wilson Snyder
02:35 AM Issue #1152: Parameter arrays in module parameter port list
Fixed in git towards 3.903. The fix for now is a bit simple, it will work with simple arrays, but likely more compli... Wilson Snyder
12:10 AM Issue #1153 (Resolved): ../V3Inst.cpp:360: Module dearray failed -- unpacked array of interfaces ...
Fixed in git towards 3.903.
Wilson Snyder

04/28/2017

10:56 AM Issue #1009: Non-cutable ordering loop when using an array of clocks
Wow, how did this code end up so small? That's great.... Wilson Snyder
10:25 AM Issue #1152 (Feature): Parameter arrays in module parameter port list
The parameter-value simulator doesn't support arrays at present. Looks to be a bit of work, stay tuned.
Wilson Snyder
10:11 AM Issue #1154 (Resolved): bus of wreal (packed array) not supported
Thanks for the test. Fixed in git towards 3.903.
Wilson Snyder

04/26/2017

10:34 PM Issue #1156 (Resolved): Numeric literals may overflow without a warning
Thanks again!
Pushed to git towards 3.903.
Wilson Snyder
02:22 PM Issue #659: Support finitely recursive modules
Any news regarding this? I'm trying to write a finitely-recursive tree adder.
I first tried this by inputting a wide...
Udi Finkelstein
11:16 AM Issue #1155: verilog context free grammar
P.S. It's impossible to parse SystemVerilog with a context free grammar.
Wilson Snyder
11:16 AM Issue #1155 (NoFixNeeded): verilog context free grammar
Please use forums for questions. Anyhow, see
http://www.veripool.org/wiki/verilog-perl/Manual-verilog-perl#Veril...
Wilson Snyder
11:12 AM Issue #1158 (Assigned): V3Simulate doesn't return the call stack when it can't optimize a function
I'd suggest adding a stack, then on visit(AstNodeFTaskRef) push nodep to it. Pop at the bottom of that function afte... Wilson Snyder

04/18/2017

04:00 PM Issue #1158 (Closed): V3Simulate doesn't return the call stack when it can't optimize a function
For discussion purposes, here's a simple test case:
https://github.com/toddstrader/verilator-dev/tree/stack_trace
...
Todd Strader

04/13/2017

03:48 PM Issue #1156 (Closed): Numeric literals may overflow without a warning
Here is a test and a patch:
https://github.com/toddstrader/verilator-dev/tree/literal_range_check
The problem exi...
Todd Strader

04/12/2017

04:35 PM Issue #1009: Non-cutable ordering loop when using an array of clocks
I found that I could further simplify things (at least it seems simpler to me) by detecting the clock vectors while t... Todd Strader

04/11/2017

12:21 PM Issue #1155 (NoFixNeeded): verilog context free grammar
I need context free grammar of verilog for my thesis of compiler design. kindly help me in this regard Maah Paara
06:24 AM Issue #1154 (Closed): bus of wreal (packed array) not supported
Hi Wilson,
I faced an issue regarding usage of packed array for wreal net. Actually, I was trying to instantiate a...
j briquet

04/09/2017

01:29 PM Issue #1153 (Closed): ../V3Inst.cpp:360: Module dearray failed -- unpacked array of interfaces ba...
With two instances, each with a different implementation, Verilator emits a strange error message:... John (Pete) Stevenson

04/04/2017

12:03 AM Issue #1151 (Closed): Unsupported vpiRawTwoStateVal (etc)
Fair point, I updated the examples.
Wilson Snyder

04/03/2017

10:42 PM Issue #1152 (Closed): Parameter arrays in module parameter port list
System verilog parameter arrays can't be passed to modules:... Adrian Wise
05:35 PM Issue #1151: Unsupported vpiRawTwoStateVal (etc)
Thanks, that solves it.
I apologize for the waste-of-time type questions. Once you know the answer it seems quite...
Calvin Maree
04:48 PM Issue #1151: Unsupported vpiRawTwoStateVal (etc)
You won't see the values until at least the initial blocks have executed (you called eval once), so I suspect that's ... Wilson Snyder
04:39 PM Issue #1151: Unsupported vpiRawTwoStateVal (etc)
Hi Wilson,
Thanks for the reply.
I initially thought that maybe the type that I was supposed to use was 'vpiRa...
Calvin Maree

04/02/2017

06:58 PM Issue #1151 (AskedReporter): Unsupported vpiRawTwoStateVal (etc)
Sorry this was confusing for you.
1. You can't call read_and_check until after you construct the model ("new Vdela...
Wilson Snyder
06:29 PM Issue #1151: Unsupported vpiRawTwoStateVal (etc)
Accidentally created other errors just before uploading.. Calvin Maree
06:17 PM Issue #1151 (Closed): Unsupported vpiRawTwoStateVal (etc)
Hello,
I have been trying to get access to the registers defined in my verilog module delay.v from the cpp testben...
Calvin Maree
01:04 PM Issue #1044 (Closed): Internal error when doing V3Simulate on for loop inside for loop
Fixed back in 3.892.
Wilson Snyder
12:59 PM Issue #620 (Closed): Comparison against x and z leads to verilator crash
Resolved a long time ago, forgot to close.
Wilson Snyder
12:57 PM Issue #1042 (NotEnoughInfo): assignment to a packed array variable formed from a concatenation
Closing due to age and no regression test; feel free to file another bug if this is still a problem with the most rec... Wilson Snyder
12:53 PM Issue #1145 (Closed): Assigning to the same member twice in struct named assignment does not resu...
In 3.902.
Wilson Snyder
12:53 PM Issue #1149 (Closed): Internal Error when localparam is assigned by constant function returning a...
In 3.902.
Wilson Snyder
12:52 PM Issue #1150 (Closed): wreal implicit assignments don't reevaluate
In 3.902.
Wilson Snyder
12:52 PM Issue #1146 (Closed): Creating an interface with parameters based of another interface causes int...
In 3.902.
Wilson Snyder
12:52 PM Issue #1143 (Closed): Interface array mismatch in length results in internal error
In 3.902.
Wilson Snyder
12:52 PM Issue #1141 (Closed): realpath does not exist on Windows
In 3.902.
Wilson Snyder
12:52 PM Issue #1139 (Closed): elaboration time sformatf does not work
In 3.902.
Wilson Snyder
12:52 PM Issue #1135 (Closed): ../V3Ast.cpp:481: Node has no back, already unlinked? -- interfaces, modpor...
In 3.902.
Wilson Snyder
12:51 PM Issue #1131 (Closed): Internal error: InitArray on non-array
In 3.902.
Wilson Snyder
12:51 PM Issue #1130 (Closed): LDFLAGS in arguments file are reordered
In 3.902.
Wilson Snyder
12:51 PM Issue #1112 (Closed): passing an interface to a non-interface port causes internal error
In 3.902.
Wilson Snyder
12:51 PM Issue #984 (Closed): Improperly width'ed default function argument shouldn't error out
In 3.902.
Wilson Snyder
12:50 PM Verilator 3.902 Released
Verilator 3.902 2017-04-02
** Add -FI option to force includes, msg2146. [Amir Gonnen]
** Add --relative-...
Wilson Snyder
 

Also available in: Atom