Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Activity

From 01/17/2018 to 02/15/2018

02/15/2018

05:58 PM Issue #1278: Unsupported LHS tristate construct: ARRAYSEL
What I provided was a trifle example, as you probably know, I am writing software that generates RTL dynamically. Al... Rob Stoddard
12:18 PM Issue #1278: Unsupported LHS tristate construct: ARRAYSEL
Any message with "Unsupported" generally means the language supports something but Verilator does not.
In this cas...
Wilson Snyder

02/14/2018

08:12 PM Issue #1278 (Confirmed): Unsupported LHS tristate construct: ARRAYSEL
I am wondering what this actually means, I was under the impression that this is legal SystemVerilog. I am trying to... Rob Stoddard
12:25 PM Issue #1276: vcd trace splits packed data type when it comes through a typedef
I don't see this behavior. Please add to test_regress/t/t_trace_complex.v to show the problem.
Wilson Snyder
12:17 PM Issue #1277 (WillNotFix): instantiate SystemC model in Verilog dut
You cannot have SystemC underneath Verilog, unless you use DPI/VPI to make some sort of harness similar to what you w... Wilson Snyder
05:48 AM Issue #1277 (WillNotFix): instantiate SystemC model in Verilog dut
Hello,
I'm trying to verilate a system with the following hierarchy:
sim_main.cpp as a testbench instantiating ...
Steven Milburn

02/13/2018

07:59 PM Issue #1276 (NotEnoughInfo): vcd trace splits packed data type when it comes through a typedef
In our verilog code, we have something similar to the below typedef:... Christopher Russell
07:50 PM Issue #1275: genvar in always_comb doesn't fail or lint warn during compile when not in a generat...
I might look into it after I get some downtime at work. I'll reference the original issue for what you may have alre... Christopher Russell

02/12/2018

03:06 AM Issue #1275 (Duplicate): genvar in always_comb doesn't fail or lint warn during compile when not ...
This is a duplicate of bug408. If you're interested in looking at fixes, please update there, otherwise perhaps I've... Wilson Snyder

02/11/2018

11:53 PM Issue #1275 (Duplicate): genvar in always_comb doesn't fail or lint warn during compile when not ...
I think the language spec only allows for genvar variable usage in always_comb and assign when under a generate scope... Christopher Russell
12:11 AM Issue #1274 (Resolved): Pullup / Pulldown on arrays causes internal crash
Two problems, first it should have printed an unsupported error. Then I presume you want it supported.
Both fixed ...
Wilson Snyder

02/08/2018

07:02 PM Issue #1274 (Closed): Pullup / Pulldown on arrays causes internal crash
I found this at first with a generate statement, so I thought it had to do with generate statements. But after crea... Rob Stoddard

02/02/2018

01:17 AM Issue #1265 (Closed): Fix status code of generated Makefile
In 3.920.
Wilson Snyder
01:17 AM Issue #1264 (Closed): verilator generates bad C++ with --public for module binds
In 3.920.
Wilson Snyder
01:08 AM Issue #1264 (Resolved): verilator generates bad C++ with --public for module binds
Thanks for the test, fixed in git towards 3.919.
Wilson Snyder
01:17 AM Issue #1267 (Closed): Unlinked error on input-only tristate comparisons
In 3.920.
Wilson Snyder
01:17 AM Issue #1261 (Closed): verilator generates bad C++ with --public for real module parameters
In 3.920.
Wilson Snyder
01:16 AM Issue #1260 (Closed): verilator runs out of memory at gateAll
In 3.920.
Wilson Snyder
01:16 AM Issue #1268 (Closed): tracing_x examples do not generate proper waveform with verilator 3.918
In 3.920.
Wilson Snyder
01:16 AM Issue #1269 (Closed): Verilator supports assert but not assume
In 3.920.
Wilson Snyder
01:15 AM Verilator 3.920 released
Verilator 3.920 2018-02-01
** Moving forward, use the git "stable" branch to track the latest release,
a...
Wilson Snyder

02/01/2018

11:39 PM Issue #1264: verilator generates bad C++ with --public for module binds
Apparently there is no any tests for bind of interface.
Testcase is attached.
Output with compile error:
<pr...
Alex Solomatnikov

01/31/2018

12:33 PM Issue #1269 (Resolved): Verilator supports assert but not assume
Perfect, thanks. Fixed in git towards 3.919.
Wilson Snyder
04:26 AM Issue #1269: Verilator supports assert but not assume
Ok, sure and (hopefully) done. Please consider the attached (updated) patch,
Dan
Dan Gisselquist
02:48 AM Issue #1269 (Confirmed): Verilator supports assert but not assume
Good point. The catch is if a user misuses the statement they might get errors like "Unexpected assert" instead of "... Wilson Snyder
01:37 AM Issue #1269: Verilator supports assert but not assume
That patch didn't come through properly. Here it is in code, and as an attached file.... Dan Gisselquist
01:35 AM Issue #1269 (Closed): Verilator supports assert but not assume
According to the 2004 Accellera specification, section 17.13.2 regarding the assume statement,
> For simulation, t...
Dan Gisselquist

01/30/2018

12:08 AM Issue #1268 (Resolved): tracing_x examples do not generate proper waveform with verilator 3.918
Yup, got botched when recently revamped examples, sorry about that.
Fixed in git towards 3.919.
Wilson Snyder

01/29/2018

11:36 AM Issue #1268 (Closed): tracing_x examples do not generate proper waveform with verilator 3.918
With verilator 3.918 (systemc 2.3.2)
trace_c: generated waveform has zero time. (VCD file is atteched)
trace_sc...
Enzo Chi

01/27/2018

08:12 PM Issue #1264: verilator generates bad C++ with --public for module binds
The testcase is too large for me to compile on my machine, can you please create a small example, thanks.
Wilson Snyder
08:06 PM Issue #1260 (Resolved): verilator runs out of memory at gateAll
The code has thousands of lines similar to this
assign FOO_1 = (BAR == 13'h101) ? 64'h0 : FOO_0;
assign FOO...
Wilson Snyder

01/25/2018

03:32 AM Issue #1267 (Resolved): Unlinked error on input-only tristate comparisons
Fixed in git towards 3.919. I also tested all other models in the library.
However, basically the tristate compar...
Wilson Snyder
12:33 AM Issue #1267: Unlinked error on input-only tristate comparisons
Todd, thanks for that.
Indeed, it doesn't work out of the box. I need to make some changes in the lpm_mult.v but I k...
Alexis G

01/24/2018

01:57 PM Issue #1267 (AskedReporter): Unlinked error on input-only tristate comparisons
Todd, thanks for the pointer.
Alexis, as to this specific error, if you can provide a small completely standalone ...
Wilson Snyder
01:21 PM Issue #1267: Unlinked error on input-only tristate comparisons
The Altera libraries have some seemingly meaningless Verilog nastiness in them. We put these scripts together to get... Todd Strader
04:48 AM Issue #1267 (Closed): Unlinked error on input-only tristate comparisons
I am using basic Altera's IPcores such as *220model.v* (for `lpm_mult`) and *altera_mf.v* (for `scfifo`).
Code sni...
Alexis G

01/23/2018

01:27 AM Issue #1264: verilator generates bad C++ with --public for module binds
The testcase is the same as in #1260 but with -Og -Wno-fatal --public Alex Solomatnikov
01:24 AM Issue #1260: verilator runs out of memory at gateAll
BTW, the same testcase compiles with -Og -Wno-fatal, then clang++ compiles C++ Alex Solomatnikov

01/22/2018

11:44 PM Issue #1260: verilator runs out of memory at gateAll
The testcase is ready but it is large: ~.5.5 MB in compressed form. What's the best way to send it? Alex Solomatnikov
05:53 PM Issue #1266 (NoFixNeeded): Issue with behavioural SRAM model bigger than 64-bit
Use --unroll-count 256
Note this is why it says to see the documentation ;)
Wilson Snyder
05:08 PM Issue #1266 (NoFixNeeded): Issue with behavioural SRAM model bigger than 64-bit
Hi,
I am having an issue with my behavioural SRAM model: ...
Florian Zaruba

01/19/2018

02:26 AM Issue #1265 (Resolved): Fix status code of generated Makefile
Thanks for the patch. I added removing it from the test_regress makefile too.
Fixed in git towards 3.920.
Wilson Snyder

01/18/2018

06:33 PM Issue #1265: Fix status code of generated Makefile
I also think that all recent linkers do the demangling themselves pretty well. For the sake of simplicity I also thin... Stefan Wallentowitz
12:50 PM Issue #1265 (Confirmed): Fix status code of generated Makefile
I can't find a definitive reference, but believe c++filt isn't required for any modern linker, so could be removed. D... Wilson Snyder

01/17/2018

12:15 PM Issue #1262 (NoFixNeeded): Query parameters in simulation run
Wilson Snyder
08:26 AM Issue #1262: Query parameters in simulation run
Hi Wilson,
oh, you are absolutely right. Shame on me, I entirely forgot to think about DPI..
But at least I know ...
Stefan Wallentowitz
01:02 AM Issue #1262 (AskedReporter): Query parameters in simulation run
In general I'd avoid public as it isn't simulator portable. The ideal performance-wise is perhaps to have verilog in... Wilson Snyder
10:08 AM Issue #1265 (Closed): Fix status code of generated Makefile
Hi Wilson,
we use verilator in a larger build process that is driven by a script. It aborts on any error, but the ...
Stefan Wallentowitz
12:56 AM Issue #1261 (Resolved): verilator generates bad C++ with --public for real module parameters
This is fixed in git towards 3.920, but simply by not putting out real parameters.
Wilson Snyder
12:33 AM Issue #1264 (AskedReporter): verilator generates bad C++ with --public for module binds
Can you please provide a standalone test case in "test_regress" format?
Wilson Snyder
12:31 AM Issue #1260 (AskedReporter): verilator runs out of memory at gateAll
Believable, but will need a testcase (or ideally your own debugging) to figure out why it's so bad.
Wilson Snyder
 

Also available in: Atom