Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Activity

From 06/01/2018 to 06/30/2018

06/30/2018

11:29 AM Issue #1322 (AskedReporter): Build errors at V3Error.cpp
I added that error because I suspected it might be the problem instead of your GCC.
From the log:
config.status...
Wilson Snyder
12:57 AM Issue #1322: Build errors at V3Error.cpp
Build fails with this error:
Something failed during ./configure as config_build.h is incomplete.
Probably the commi...
أحمد المحمودي

06/28/2018

10:55 PM Issue #1322 (Resolved): Build errors at V3Error.cpp
Fixed this in git, towards 3.925.
Let me know if you need a new release tarball to be able to use it.
Wilson Snyder
12:19 PM Issue #1322 (NoFixNeeded): Build errors at V3Error.cpp
I get too many errors when building verilator 3.924, because of V3Error.h, here is a sample of build errors:
make[...
أحمد المحمودي

06/13/2018

01:29 AM Verilator 3.924 Released
Verilator 3.924 2018-06-12
*** Renamed --profile-cfuncs to --prof-cfuncs.
**** Report interface ports connec...
Wilson Snyder
01:29 AM Issue #1294 (Closed): Connecting the wrong interface to a port does not cause an error
In 3.924.
Wilson Snyder
01:29 AM Issue #1308 (Closed): Missing # in parameter list crashes verilator with no useful error message
In 3.924.
Wilson Snyder
01:28 AM Issue #1319 (Closed): $clog2 should be allowed in Verilog 2005
In 3.924.
Wilson Snyder

06/12/2018

08:51 AM Issue #1316 (Resolved): Linear searches exposed by large design (v4.0)
Fixed in git develop-v4 towards 4.000.
Wilson Snyder
02:20 AM Issue #1316: Linear searches exposed by large design (v4.0)
I don't have a UI to resolve this issue, maybe my redmine account is missing a permission to do that? In any event, t... John Coiner
02:10 AM Issue #1316: Linear searches exposed by large design (v4.0)
Pushed to develop-v4. Thanks for the fast review. John Coiner

06/11/2018

10:23 PM Issue #1316: Linear searches exposed by large design (v4.0)
Linear notes:
+class SenTreeSet {
+public:
Add "// TYPES" here
+ // Hash table of sensitive b...
Wilson Snyder
10:22 PM Issue #1316: Linear searches exposed by large design (v4.0)
unordered notes:
+// Specializations of 'vl_hash' and 'vl_equal_to'.
+inline size_t hash_bytes(const void...
Wilson Snyder
05:27 PM Issue #1316: Linear searches exposed by large design (v4.0)
Here's the patch, split in two, both should apply to develop-v4. The linear_search.patch depends on unordered_set_map... John Coiner
05:17 PM Issue #1316: Linear searches exposed by large design (v4.0)
Thanks! Sorry, fixing the naming just slipped my mind.
Regarding keeping the hashed value vs. calling hash() durin...
John Coiner

06/09/2018

06:53 PM Issue #1316: Linear searches exposed by large design (v4.0)
Generally well done, just little stuff.
This is getting larger, so please split into two patches/commits, the firs...
Wilson Snyder
06:38 AM Issue #1320: Getting error "Undefined reference to: "
See the examples/ in the kit/git or your installation.
Accessing signals from C is covered in the docs.
Wilson Snyder
06:34 AM Issue #1320: Getting error "Undefined reference to: "
Yeah, I got it. Thanks a lot. Apart from the documentation, are there any other examples to refer to?
I'm not able t...
Kunal Gulati
05:42 AM Issue #1320 (NoFixNeeded): Getting error "Undefined reference to: "
You aren't compiling all of the generated files.
You should use the generated makefiles as shown in the examples. ...
Wilson Snyder
02:20 AM Issue #1320 (NoFixNeeded): Getting error "Undefined reference to: "
I'm trying to interface the output from verilator with c++. But I'm constantly getting the following error: ... Kunal Gulati

06/08/2018

10:31 PM Issue #1316: Linear searches exposed by large design (v4.0)
New patch is attached, this adds vl_unordered_set and vl_unordered_map.
Wilson, please take a look. The patch shou...
John Coiner
12:11 PM Issue #1318 (AskedReporter): Incorrect paths when compiling from Git
Sorry this was painful. I added a new final section to https://www.veripool.org/projects/verilator/wiki/Installing
...
Wilson Snyder
02:40 AM Issue #1318: Incorrect paths when compiling from Git
So, I found something that would work for me, but the steps I took are markedly quite different from that documented ... Samuel Falvo
01:37 AM Issue #1318 (Closed): Incorrect paths when compiling from Git
I compiled by distribution of Verilator from git sources, per the instructions published on the website. It compiled... Samuel Falvo
12:01 PM Issue #1319 (Resolved): $clog2 should be allowed in Verilog 2005
Agreed, thanks for the good patch.
Fixed in git towards 3.923.
Wilson Snyder
09:06 AM Issue #1319 (Closed): $clog2 should be allowed in Verilog 2005
Currently it's only allowed in SystemVerilog 2005 and beyond James Hutchinson

06/07/2018

05:50 PM Issue #1316: Linear searches exposed by large design (v4.0)
>My preference, if you're down with this, would be to add a vl_unordered_set implementation for pre-C++11
Perfect,...
Wilson Snyder
04:58 PM Issue #1316: Linear searches exposed by large design (v4.0)
Hi Wilson,
Regarding '#if cplusplus ...':
std::unordered_set supports user-defined 'hash' and 'equalTo' templat...
John Coiner
01:21 AM Issue #1316 (Assigned): Linear searches exposed by large design (v4.0)
Good work.
diff --git a/src/V3Hashed.h b/src/V3Hashed.h
+// Hash of the nodep tree, without caching in user...
Wilson Snyder

06/05/2018

09:02 PM Issue #1316: Linear searches exposed by large design (v4.0)
This patch fixes the linear searches mentioned above. It should apply to develop-v4.
This removes something like 5...
John Coiner
03:18 PM Issue #1316 (Closed): Linear searches exposed by large design (v4.0)
I'm running a large cpu core design through verilator, and have found a few linear searches that are adding a few hou... John Coiner
02:17 AM Issue #1315 (Feature): Using an array in a function called from a parameter
Running verilator on the following code gives some errors.
module ex24
(
input wire i_clk,
...
Marshal qiao
 

Also available in: Atom