Project

General

Profile

[logo] 
 
Home
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Activity

From 08/26/2018 to 09/24/2018

09/20/2018

10:09 PM Installation: RE: got an error on MINGW with v4.002
Fixed this in git towards 4.004.
Wilson Snyder
07:28 AM Installation: RE: got an error on MINGW with v4.002
It is only for self test so all of that class can go along with what calls it. Wilson Snyder
07:26 AM Installation: RE: got an error on MINGW with v4.002
HyungKi Jeong wrote:
> Wilson Snyder wrote:
> > For now, please replace those lines with lrand48().
>
> there is...
HyungKi Jeong
06:29 AM Installation: RE: got an error on MINGW with v4.002
Wilson Snyder wrote:
> For now, please replace those lines with lrand48().
there is no '*rand48' function on MinG...
HyungKi Jeong
06:09 AM Installation: RE: got an error on MINGW with v4.002
For now, please replace those lines with lrand48().
Wilson Snyder

09/19/2018

03:01 AM Installation: got an error on MINGW with v4.002
I have an error on compiling new v4.002.<br>
It seems that 'nrand48' function is missing on MinGW64.<br>
Can I chan...
HyungKi Jeong

09/18/2018

10:50 AM Development: RE: A way to support LXT2 file format natively
I patched the LXT2 format since it conforms to current VCD-based API well, s.t. I can add LXT2 easily without modifyi... Yu Sheng Lin
10:41 AM Development: RE: A way to support LXT2 file format natively
As LXT2 patches were submitted, that's what was added, though if I had remembered FST was newer I would have recommen... Wilson Snyder
10:32 AM Development: RE: A way to support LXT2 file format natively
Hi,
What is the reasoning behind choosing *LXT2*, I assume it is file size.
I would prefer another GTKWave form...
Iztok Jeras
03:22 AM Development: Building Verilator with Bazel
I use the Bazel build system a lot for my own projects and have created a fork of Verilator that supports Bazel. It's... Kevin Kiningham

09/15/2018

11:32 PM Development: RE: trying to run the tests
Use
./configure --enable-longtests
See the internals.* documentation for more information.
Wilson Snyder
10:12 PM Development: trying to run the tests
I'm concerned that not all the tests are running when I run make in the test_regress directory. It doesn't run for v... Bryan Murdok

09/13/2018

01:42 PM Usage: RE: Verilator Output, Generated Class Names
Thanks for the reply.
I got it working by using *_--prefix Vtop_wrapper_* or *_--top-module top_wrapper_*. I did t...
Viktor Tomov
11:58 AM Usage: RE: Verilator Output, Generated Class Names
See --Mdir and --mod-prefix
Note Verilog requires packages be declared before use, hence the error in your last ca...
Wilson Snyder
11:41 AM Usage: Verilator Output, Generated Class Names
Hi there,
I've recently started using Verilator and I find it excellent lint and verification tool. I regret not t...
Viktor Tomov

09/09/2018

01:41 PM Usage: RE: How to dump arrays into VCD in Verilator
Thanks for your help. My arrray consists of a vector of 4-bits. Anonymous
01:38 PM Usage: RE: How to dump arrays into VCD in Verilator
Sorry, didn't notice the size of your array. Verilator does always dump arrays but not large ones as they can make t... Wilson Snyder
01:25 PM Usage: RE: How to dump arrays into VCD in Verilator
This link does not provide a way to dump arrays. I can already view all the signals except array ones. Anonymous
12:57 PM Usage: RE: How to dump arrays into VCD in Verilator
Please see how to generate waveforms in the [[Faq]].
Wilson Snyder
12:43 PM Usage: How to dump arrays into VCD in Verilator
Sorry for this newbie question.
I have an array *valid_array* in my design and I want to display its content in wa...
Anonymous

09/08/2018

05:59 PM Development: RE: A problem with shared Vlvbound variables
> The vlbound's don't really have any usefulness related to visualizing, I'd ignore them or have a flag to not create... James Hanlon

09/07/2018

08:23 PM Development: RE: A problem with shared Vlvbound variables
The vlbound's don't really have any usefulness related to visualizing, I'd ignore them or have a flag to not create t... Wilson Snyder
02:28 PM Development: A problem with shared Vlvbound variables
I've been working on a tool that uses Verilator to produce a netlist graph from the AST of a Verilog design. I've bas... James Hanlon

08/29/2018

03:07 AM Usage: RE: Tracing C Example - Fails to Build with MSYS2
Yup, that was it, problem fixed (sorry about that). Travis Ayres

08/28/2018

05:06 PM Usage: RE: Tracing C Example - Fails to Build with MSYS2
I suspect the new include didn't get installed properly, mkdir is definitely in the new verilated.h.
Wilson Snyder
04:52 PM Usage: RE: Tracing C Example - Fails to Build with MSYS2
../sim_main.cpp: In function 'int main(int, char**, char**)':
../sim_main.cpp:52:20: error: 'mkdir' is not a member ...
Travis Ayres

08/27/2018

10:08 PM Usage: RE: Tracing C Example - Fails to Build with MSYS2
mkdir is fixed in git. I don't know why VCDs aren't working, if you could please debug and let us know, thanks!
Wilson Snyder
06:24 PM Usage: Tracing C Example - Fails to Build with MSYS2
... Travis Ayres
10:44 AM Development: RE: A way to support LXT2 file format natively
Thanks for the work, discussion continuing under bug1333.
Wilson Snyder

08/26/2018

04:23 PM Development: RE: A way to support LXT2 file format natively
I make another version based on the comments, also in the same "repo":https://github.com/johnjohnlin/verilator_fork/t... Yu Sheng Lin
 

Also available in: Atom