Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Activity

From 10/31/2018 to 11/29/2018

11/29/2018

11:13 PM Issue #1366 (AskedReporter): Large increase in design header file with threads and tracing
Can you share an example of the sort of things that are getting massively expanded (e.g. are in the combined file but... Wilson Snyder
11:12 PM Issue #1369 (Feature): Raise error / warning on continous assignment to reg
I believe the code sent is legal in SystemVerilog, so no warning is appropriate. What complains and does it support ... Wilson Snyder
01:09 PM Issue #1370 (Closed): Slow file compiled with OPT_FAST when --output-split is used
Hi, I'm trying to speed up the build time of a moderately large verilator model.
So I'm verilating with --output-...
Thomas Watts

11/28/2018

01:52 PM Issue #1369 (Closed): Raise error / warning on continous assignment to reg
Verilator does not throw error / warning on continuous assignment to a register. See the following example:
conten...
Peter Gerst

11/27/2018

10:05 AM Issue #1367 (NoFixNeeded): [newbie] Is there a way to keep SystemC port types "sc_uint<xx>" ?
--pins-bv 1 might do what you want. See also --pins-sc-biguint.
Wilson Snyder
06:20 AM Issue #1367 (NoFixNeeded): [newbie] Is there a way to keep SystemC port types "sc_uint<xx>" ?
Understood that, it will suffer in sim speed. It would be good to keep the interface so simulations can be "true". ... Ayewin Oung
12:13 AM Issue #1349 (Resolved): Cygwin verilator_coverage fails due to cygwin bug in getline()
Thanks for the patch.
Work around added to git towards 4.008.
Wilson Snyder

11/26/2018

10:30 PM RISC-V Contest Chooses Verilator
The 2018 RISC-V design contest has announced all submissions must be submitted only using Verilator.
The contest i...
Wilson Snyder

11/25/2018

11:47 PM Issue #1349 (Assigned): Cygwin verilator_coverage fails due to cygwin bug in getline()
Thanks for figuring out a work around, will need to decide how to best support this. Note the code as written is lega... Wilson Snyder

11/24/2018

08:36 AM Issue #1349: Cygwin verilator_coverage fails due to cygwin bug in getline()
Hi,
I had exactly this same situation. After some tracing works, I come to this quick and dirty fix:...
Affe Mao

11/23/2018

10:38 AM Issue #1366 (AskedReporter): Large increase in design header file with threads and tracing
When using both threads and tracing (VM_TRACE=1), and separate build steps for the design library (Vdesign__ALL.a) an... Al Grant

11/07/2018

06:42 PM Issue #1365 (Duplicate): False BLKANDNBLK error for different signals in a vector
Please see bug364.
I understand this is annoying, but is a fairly high effort limitation to resolve so hasn't been...
Wilson Snyder

11/06/2018

11:14 AM Issue #1365 (Duplicate): False BLKANDNBLK error for different signals in a vector
... Al Grant

11/01/2018

11:04 PM Issue #1364 (Resolved): Verilator hangs in malloc() when assignment pattern key is not found
Thanks for the report. Fixed in git towards 4.008.
Wilson Snyder
06:38 PM Issue #1364: Verilator hangs in malloc() when assignment pattern key is not found
Confirmed this happens in 4.006 as well Matt Myers
05:08 PM Issue #1364 (Closed): Verilator hangs in malloc() when assignment pattern key is not found
The following code correctly gives an error message:
%Error: Assignment pattern key 'valids' not found as member
...
Matt Myers

10/31/2018

12:56 AM Issue #1360 (Resolved): Adding support for passing by reference
Fixed in git towards 4.008.
I added only a few simple tests, I expect some problems as you try to use refs. Pleas...
Wilson Snyder
 

Also available in: Atom