Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Activity

From 01/24/2019 to 02/22/2019

02/20/2019

03:04 PM Issue #1402 (NoFixNeeded): Compile verilator to webassembly
Hi,
it's not possible to compile Verilator easily to webassembly with emscripten compiler due to some codegen used...
Michal Plebanski

02/19/2019

02:48 AM Issue #1400 (Closed): Bug: verilator sometimes fails to detect electrical short
Hi,
When building the attached code (should be able to simply type "make"), verilator doesn't detect the electrica...
Will Korteland

02/16/2019

07:13 PM Issue #1399 (NoFixNeeded): x-assign and x-initial 'unique' setting appears not to work
In this simple example, x-assign unique and x-initial unique do not appear to work... both X assignment and uninitial... Stan Sokorac

02/08/2019

05:52 PM Issue #1396: Verilator random number generated seeded with lrand48(), which isn't deterministic a...
Minor correction on setting the seed. It can be set programmatically with 'Verilated::randSeed(#)', not 'Verilator:... Armond Paiva

02/07/2019

01:00 AM Issue #1395 (Feature): Extend UNUSED to flag signals which are not in the cone of a module output
Agreed this is useful and the base info is in the structures, but can't get to it soon.
Wilson Snyder
12:49 AM Issue #1397: Error on unsized literal constants: Too many digits for 32 bit number
>I came from Modelsim which doesn't complain about this and simulates with no issues.
IMO that it doesn't warn abo...
Wilson Snyder

02/06/2019

12:33 PM Issue #1397: Error on unsized literal constants: Too many digits for 32 bit number
Does this fundamentally break the simulation?
I came from Modelsim which doesn't complain about this and simulates...
Greg Taylor
11:46 AM Issue #1397 (NoFixNeeded): Error on unsized literal constants: Too many digits for 32 bit number
If Verilator did not complain on this, and you moved to a different simulator with the 32-bit restriction, your code ... Wilson Snyder
07:29 AM Issue #1397 (NoFixNeeded): Error on unsized literal constants: Too many digits for 32 bit number
Verilator throws an error on unsized literal constants larger than 32-bits, e.g. 'hFFFFFFFFFFFFFFFF.
I cannot find...
Greg Taylor

02/05/2019

01:31 AM Issue #1396 (Resolved): Verilator random number generated seeded with lrand48(), which isn't dete...
mt19937 is a good idea, but Verilator does not yet require C++11.
I added the +verilator+seed runtime option, pass...
Wilson Snyder

02/04/2019

06:29 PM Issue #1396 (Closed): Verilator random number generated seeded with lrand48(), which isn't determ...
Verilator uses a deterministic random number generator, but does the initial seeding using lrand48(), which will prod... Stan Sokorac

02/01/2019

02:08 PM Issue #1395 (Feature): Extend UNUSED to flag signals which are not in the cone of a module output
The following code produces no warnings:... Geoff Barrett

01/28/2019

12:32 PM Issue #1391 (Closed): Trying to cast non-static DPI export functions to (void *)
In 4.010.
Wilson Snyder
12:32 PM Issue #1388 (Closed): Circular typedef causes infinite loop
In 4.010.
Wilson Snyder
12:32 PM Issue #1387 (Closed): Internal error when task is used to assign subscripted vector
In 4.010.
Wilson Snyder
12:32 PM Issue #1386 (Closed): Reading free memory after unrolling a gen loop
In 4.010.
Wilson Snyder
12:32 PM Issue #1385 (Closed): Uninitialized data written to dependency file, if executable is found from ...
In 4.010.
Wilson Snyder
12:32 PM Issue #1381 (Closed): "Duplicate declaration of cell" diagnostic with missing location
In 4.010.
Wilson Snyder
12:32 PM Issue #1380 (Closed): Large numbers silently truncated
In 4.010.
Wilson Snyder
12:32 PM Issue #1378 (Closed): SystemVerilog array initialization crashes verilator with no useful error m...
In 4.010.
Wilson Snyder
12:32 PM Issue #1376 (Closed): Incorrect array contents in FST and LXT2 output formats
In 4.010.
Wilson Snyder
12:32 PM Issue #1372 (Closed): XML output insufficiently qualified
In 4.010.
If you have more, please open a new bug, thanks for improving this.
Wilson Snyder
12:32 PM Verilator 4.010 Released
Verilator 4.010 2019-01-27
*** Removed --trace-lxt2, use --trace-fst instead.
**** For --xml, add additional...
Wilson Snyder

01/26/2019

04:28 AM Issue #648: Error-BLKANDNBLK with nested modules in generate block
Hi, I experience the same kind of issue with conditional generate statements.
Here (codegen2.sv attached) is anoth...
Olivier D'Arcy

01/25/2019

12:20 AM Issue #544: Support associative arrays
Patches still wanted/welcome.
Wilson Snyder
 

Also available in: Atom