Project

General

Profile

[logo] 
 
Home
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Activity

From 02/01/2019 to 03/02/2019

03/02/2019

01:19 AM Issue #1399: x-assign and x-initial 'unique' setting appears not to work
Got it! I can confirm that it works now. Thanks! Stan Sokorac
01:08 AM Issue #1399: x-assign and x-initial 'unique' setting appears not to work
You need to call Verilated::commandArgs before you construct the model, I'll clarify this in the docs. Wilson Snyder

02/28/2019

02:19 PM Issue #1399: x-assign and x-initial 'unique' setting appears not to work
I've fixed the second display... assignx does indeed work (I was printing the uninit value twice), but uninitialized ... Stan Sokorac
03:20 AM Issue #1400: Bug: verilator sometimes fails to detect electrical short
Wilson Snyder wrote:
> Fixed in git towards 4.012.
Thanks!
Will Korteland
02:07 AM Issue #1400 (Resolved): Bug: verilator sometimes fails to detect electrical short
Fixed in git towards 4.012.
Wilson Snyder
12:27 AM Issue #1405 (WillNotFix): Port defined as a net but used as a reg is not flagged as an error
Hello,
I have a block with an output port that's supposed to be a declared as a reg, but I forgot to do so and Ver...
Lloyd Gomez

02/26/2019

11:58 PM Issue #1399 (NoFixNeeded): x-assign and x-initial 'unique' setting appears not to work
Running the model with "+verilator+seed+50 +verilator+rand+reset+2" this seems to print random values for me, perhaps... Wilson Snyder
04:24 PM Issue #1402 (NoFixNeeded): Compile verilator to webassembly
Looks like you don't have "flex" installed, that file comes with flex.
If you're trying to get a new compiler goin...
Wilson Snyder

02/20/2019

03:04 PM Issue #1402 (NoFixNeeded): Compile verilator to webassembly
Hi,
it's not possible to compile Verilator easily to webassembly with emscripten compiler due to some codegen used...
Michal Plebanski

02/19/2019

02:48 AM Issue #1400 (Closed): Bug: verilator sometimes fails to detect electrical short
Hi,
When building the attached code (should be able to simply type "make"), verilator doesn't detect the electrica...
Will Korteland

02/16/2019

07:13 PM Issue #1399 (NoFixNeeded): x-assign and x-initial 'unique' setting appears not to work
In this simple example, x-assign unique and x-initial unique do not appear to work... both X assignment and uninitial... Stan Sokorac

02/08/2019

05:52 PM Issue #1396: Verilator random number generated seeded with lrand48(), which isn't deterministic a...
Minor correction on setting the seed. It can be set programmatically with 'Verilated::randSeed(#)', not 'Verilator:... Armond Paiva

02/07/2019

01:00 AM Issue #1395 (Feature): Extend UNUSED to flag signals which are not in the cone of a module output
Agreed this is useful and the base info is in the structures, but can't get to it soon.
Wilson Snyder
12:49 AM Issue #1397: Error on unsized literal constants: Too many digits for 32 bit number
>I came from Modelsim which doesn't complain about this and simulates with no issues.
IMO that it doesn't warn abo...
Wilson Snyder

02/06/2019

12:33 PM Issue #1397: Error on unsized literal constants: Too many digits for 32 bit number
Does this fundamentally break the simulation?
I came from Modelsim which doesn't complain about this and simulates...
Greg Taylor
11:46 AM Issue #1397 (NoFixNeeded): Error on unsized literal constants: Too many digits for 32 bit number
If Verilator did not complain on this, and you moved to a different simulator with the 32-bit restriction, your code ... Wilson Snyder
07:29 AM Issue #1397 (NoFixNeeded): Error on unsized literal constants: Too many digits for 32 bit number
Verilator throws an error on unsized literal constants larger than 32-bits, e.g. 'hFFFFFFFFFFFFFFFF.
I cannot find...
Greg Taylor

02/05/2019

01:31 AM Issue #1396 (Resolved): Verilator random number generated seeded with lrand48(), which isn't dete...
mt19937 is a good idea, but Verilator does not yet require C++11.
I added the +verilator+seed runtime option, pass...
Wilson Snyder

02/04/2019

06:29 PM Issue #1396 (Closed): Verilator random number generated seeded with lrand48(), which isn't determ...
Verilator uses a deterministic random number generator, but does the initial seeding using lrand48(), which will prod... Stan Sokorac

02/01/2019

02:08 PM Issue #1395 (Feature): Extend UNUSED to flag signals which are not in the cone of a module output
The following code produces no warnings:... Geoff Barrett
 

Also available in: Atom