Project

General

Profile

[logo] 
 
Home
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Activity

From 02/07/2019 to 03/08/2019

03/08/2019

11:14 PM Issue #1407: facing a error for verilatedvcdsc
using
verilator -sc --exe -Wall --trace left.v sc_main.cpp
make -C obj_dir -f Vleft.mk
With the curren...
Wilson Snyder
05:19 PM Issue #1407: facing a error for verilatedvcdsc
i am attaching files for which i am compiling . that is verilog rtl file left.v , testbench sc_main.cpp , text file f... divyakumar shah

03/07/2019

11:20 PM Issue #1407: facing a error for verilatedvcdsc
I test ok with 20181013. Your file looks ok. Please attach a complete tarball example - the file you attached doesn... Wilson Snyder
04:59 PM Issue #1407: facing a error for verilatedvcdsc
for systemc version
#define SYSTEMC_2_3_3
#define SYSTEMC_VERSION 20181013
divyakumar shah
04:56 PM Issue #1407: facing a error for verilatedvcdsc
i am not missing systemc.h in my sc_main file
here my code
#include <systemc.h>
#include <Vleft.h>
#include <ve...
divyakumar shah
12:10 AM Issue #1407: facing a error for verilatedvcdsc
BTW if that doesn't work, to prefetch the next question please tell me the SYSTEMC_VERSION (from systemc's sysc/kerne... Wilson Snyder
12:07 AM Issue #1407 (AskedReporter): facing a error for verilatedvcdsc
I suspect you are missing a #include <systemc.h> in your sc_main file (see examples/tracing_sc/sc_main.cpp). If that... Wilson Snyder

03/06/2019

03:16 PM Issue #1407 (NotEnoughInfo): facing a error for verilatedvcdsc
i am putting forward an error which i am facing... divyakumar shah

03/05/2019

02:39 PM Issue #1406: Mixed _WIN32/WIN32 definitions causes compiler error over mkdir defintion in verilat...
Thanks! Works in my environment. Benjamin Gartner
01:30 AM Issue #1406 (Resolved): Mixed _WIN32/WIN32 definitions causes compiler error over mkdir defintion...
You're right, these two should be changed from WIN32 to _WIN32, everywhere else _WIN32 was used.
Fixed in git towa...
Wilson Snyder
12:51 AM Issue #1406: Mixed _WIN32/WIN32 definitions causes compiler error over mkdir defintion in verilat...
Oops.
I actually meant ...
Benjamin Gartner

03/04/2019

11:33 PM Issue #1406 (AskedReporter): Mixed _WIN32/WIN32 definitions causes compiler error over mkdir defi...
For the fixed version did you mean?... Wilson Snyder
08:21 PM Issue #1406 (Closed): Mixed _WIN32/WIN32 definitions causes compiler error over mkdir defintion i...
I get the following compile error when compiling verilated.cpp in Visual Studio.
Error C2039 'mkdir': is not a membe...
Benjamin Gartner

03/02/2019

01:19 AM Issue #1399: x-assign and x-initial 'unique' setting appears not to work
Got it! I can confirm that it works now. Thanks! Stan Sokorac
01:08 AM Issue #1399: x-assign and x-initial 'unique' setting appears not to work
You need to call Verilated::commandArgs before you construct the model, I'll clarify this in the docs. Wilson Snyder

02/28/2019

02:19 PM Issue #1399: x-assign and x-initial 'unique' setting appears not to work
I've fixed the second display... assignx does indeed work (I was printing the uninit value twice), but uninitialized ... Stan Sokorac
03:20 AM Issue #1400: Bug: verilator sometimes fails to detect electrical short
Wilson Snyder wrote:
> Fixed in git towards 4.012.
Thanks!
Will Korteland
02:07 AM Issue #1400 (Resolved): Bug: verilator sometimes fails to detect electrical short
Fixed in git towards 4.012.
Wilson Snyder
12:27 AM Issue #1405 (WillNotFix): Port defined as a net but used as a reg is not flagged as an error
Hello,
I have a block with an output port that's supposed to be a declared as a reg, but I forgot to do so and Ver...
Lloyd Gomez

02/26/2019

11:58 PM Issue #1399 (NoFixNeeded): x-assign and x-initial 'unique' setting appears not to work
Running the model with "+verilator+seed+50 +verilator+rand+reset+2" this seems to print random values for me, perhaps... Wilson Snyder
04:24 PM Issue #1402 (NoFixNeeded): Compile verilator to webassembly
Looks like you don't have "flex" installed, that file comes with flex.
If you're trying to get a new compiler goin...
Wilson Snyder

02/20/2019

03:04 PM Issue #1402 (NoFixNeeded): Compile verilator to webassembly
Hi,
it's not possible to compile Verilator easily to webassembly with emscripten compiler due to some codegen used...
Michal Plebanski

02/19/2019

02:48 AM Issue #1400 (Closed): Bug: verilator sometimes fails to detect electrical short
Hi,
When building the attached code (should be able to simply type "make"), verilator doesn't detect the electrica...
Will Korteland

02/16/2019

07:13 PM Issue #1399 (NoFixNeeded): x-assign and x-initial 'unique' setting appears not to work
In this simple example, x-assign unique and x-initial unique do not appear to work... both X assignment and uninitial... Stan Sokorac

02/08/2019

05:52 PM Issue #1396: Verilator random number generated seeded with lrand48(), which isn't deterministic a...
Minor correction on setting the seed. It can be set programmatically with 'Verilated::randSeed(#)', not 'Verilator:... Armond Paiva

02/07/2019

01:00 AM Issue #1395 (Feature): Extend UNUSED to flag signals which are not in the cone of a module output
Agreed this is useful and the base info is in the structures, but can't get to it soon.
Wilson Snyder
12:49 AM Issue #1397: Error on unsized literal constants: Too many digits for 32 bit number
>I came from Modelsim which doesn't complain about this and simulates with no issues.
IMO that it doesn't warn abo...
Wilson Snyder
 

Also available in: Atom