Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Activity

From 03/31/2019 to 04/29/2019

04/29/2019

09:36 AM Issue #1422 (Feature): VPI hierarchy naming
I agree 3 makes the most sense. Perhaps the TOP should also be suppressed in %m messages, that is it will look to ru... Wilson Snyder
08:38 AM Issue #1422 (NoFixNeeded): VPI hierarchy naming
Hi,
I am currently looking into coupling cocotb and Verilator and stumbled over one major issue, that can be solve...
Stefan Wallentowitz
09:35 AM Issue #1421: gtkwave/lz4.c uses the "register" storage class, which is deprecated in C++17, remov...
Thanks Wilson. Will do for next time. Pieter Kapsenberg
09:34 AM Issue #1421 (Resolved): gtkwave/lz4.c uses the "register" storage class, which is deprecated in C...
Pushed to git towards 4.013.
Note this file comes from GTKwave sources. I've emailed Tony Bybell to fix it, it wo...
Wilson Snyder
07:54 AM Issue #1421: gtkwave/lz4.c uses the "register" storage class, which is deprecated in C++17, remov...
Woops - line 251:... Pieter Kapsenberg
07:53 AM Issue #1421 (Closed): gtkwave/lz4.c uses the "register" storage class, which is deprecated in C++...
https://en.cppreference.com/w/cpp/keyword/register
Line 251:...
Pieter Kapsenberg

04/28/2019

11:49 PM Issue #1363: CMake support
Any movement on this Patrick? CMake is pretty popular, getting this in would make it so much easier to use Verilator ... Pieter Kapsenberg
09:54 PM Issue #1419 (Closed): --trace-fst documentation issue
Pushed to git, thanks.
Wilson Snyder

04/23/2019

05:29 PM Issue #1305: Error messages do not contain hierarchical information
I seem to have worked myself into a corner and therefore have backtracked a bit. I believe/hope this branch is ready... Todd Strader

04/17/2019

11:56 PM Issue #1305: Error messages do not contain hierarchical information
Nodes don't exist in the lexer. I suppose we cold make fake temp nodes, but don't like this as some alternative futur... Wilson Snyder
04:28 PM Issue #1305: Error messages do not contain hierarchical information
Another question: it seems that there are quite a few _bad tests that are still using *expect* regexes instead of *ex... Todd Strader

04/16/2019

09:48 PM Issue #1419 (Closed): --trace-fst documentation issue
Small documentation fix:
https://github.com/toddstrader/verilator-dev/tree/fst-doc-fix
Todd Strader
04:26 PM Issue #1305: Error messages do not contain hierarchical information
I've posted the latest changes here:
https://github.com/toddstrader/verilator-dev/tree/mod_stack_trace
This now a...
Todd Strader

04/15/2019

02:26 PM Issue #1418: Having trouble assigning signals of interfaces to regs within for loop
Hi Wilson,
We come across a Xilinx page that suggests having for loop inside always_comb helps to save runtime.
h...
Junyi Xie

04/12/2019

08:54 PM Issue #1418: Having trouble assigning signals of interfaces to regs within for loop
This is reasonable.
Thanks for the quick reply by the way!
Junyi Xie
08:35 PM Issue #1418 (WillNotFix): Having trouble assigning signals of interfaces to regs within for loop
Verilator currently requires interface (or cell) references must be statically unrolled. This is currently a fairly f... Wilson Snyder
06:50 PM Issue #1418 (WillNotFix): Having trouble assigning signals of interfaces to regs within for loop
Hi Wilson,
I experienced errors when I tried to assign signals of an interfaces array to 2-d regs.
Attached are e...
Junyi Xie
05:19 PM Issue #1305: Error messages do not contain hierarchical information
V3Number started long ago as a relatively independent thing without concept of nodes, but don't see a reason it has t... Wilson Snyder
04:18 PM Issue #1305: Error messages do not contain hierarchical information
I've posted a proposed change for this here:
https://github.com/toddstrader/verilator-dev/tree/mod_stack_trace
On...
Todd Strader

04/11/2019

12:52 AM Issue #1417 (Resolved): FST regression tests fail instead of skip if fst2vcd isn't installed
Fixed in git towards 4.014.
Wilson Snyder

04/10/2019

03:15 PM Issue #1417 (Closed): FST regression tests fail instead of skip if fst2vcd isn't installed
... Todd Strader

04/06/2019

01:20 AM Issue #1415 (Resolved): Verilator generates calls to an undefined function named: VL_SHIFTR_QQW
Thanks again for the patch.
Pushed to git towards 4.014.
Wilson Snyder

04/05/2019

01:29 PM Issue #1415 (Closed): Verilator generates calls to an undefined function named: VL_SHIFTR_QQW
Verilator is generating calls to a undefined function named VL_SHIFTR_QQW.
This bug is nearly identical to that re...
Larry Lee

04/03/2019

03:37 PM Issue #1414 (Duplicate): Multi dimensional variable in function causing issues
Hi,
I added a small example of a structure that causes issues in our codebase. We use a function to calculate a lo...
Johan Wouters

04/02/2019

10:25 PM Issue #1413 (Resolved): Wrong printf/scanf format specifiers used for MinGW targets
Excellent, thanks for the work & patch.
Fixed in git towards 4.014.
Wilson Snyder
12:23 PM Issue #1413 (Closed): Wrong printf/scanf format specifiers used for MinGW targets
Modern MinGW C runtime versions (starting from GCC 6)
have switched to C99/C++11 compliant printf/scanf
format spec...
Sergey Kvachonok
 

Also available in: Atom