Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Activity

From 04/02/2019 to 05/01/2019

05/01/2019

11:49 PM Issue #1305: Error messages do not contain hierarchical information
Oh, also please merge from upstream; I merged your MANIFEST.SKIP change.
Wilson Snyder
11:46 PM Issue #1305: Error messages do not contain hierarchical information
I'm finding this is a little massive, can you peel off the V3Number-node stuff into a subpatch I can review/apply fir... Wilson Snyder
11:18 PM Issue #1426 (Resolved): enum logic[2:0] not generating enum in fst file
Thanks for the report, fixed in git towards 4.014.
Wilson Snyder
02:38 PM Issue #1426 (Closed): enum logic[2:0] not generating enum in fst file
Hi Wilson.
When declaring an enum as:
typedef enum logic[1:0] { ZERO=0, ONE, TWO, THREE } enumed_t; // Not wor...
Danilo Ramos
10:32 PM Issue #1425 (WillNotFix): Sensitivity lists with boolean expressions
Verilator doesn't really do anything with sensitivity lists except posedge/negedge handling; it basically is followin... Wilson Snyder
11:57 AM Issue #1425 (WillNotFix): Sensitivity lists with boolean expressions
Items in sensitivity lists can be expressions:... Al Grant
10:27 PM Issue #1427 (Assigned): Incorrect real parameter assignment
The duplicate nodes are because the values are being evaluated in the loop and previously deleted nodes reused. I sup... Wilson Snyder
05:31 PM Issue #1427: Incorrect real parameter assignment
So I found one of the cases above that I was speculating about. I haven't fully determined why, but there are cases ... Todd Strader
02:40 PM Issue #1427 (Closed): Incorrect real parameter assignment
See here for the test and a possible fix:
https://github.com/toddstrader/verilator-dev/tree/broken_real_param
The...
Todd Strader

04/30/2019

11:17 PM Issue #1424 (Resolved): Verilator does not complain about invalid parameter declaration
Fixed in git towards 4.014.
Wilson Snyder
12:43 PM Issue #1424: Verilator does not complain about invalid parameter declaration
Sounds perfect. Thank you! Peter Gerst
11:19 AM Issue #1424 (Confirmed): Verilator does not complain about invalid parameter declaration
Makes sense. Will do this then:
1. Add error when no initial value in pre-SV-2012.
2. Otherwise, change internal er...
Wilson Snyder
11:15 AM Issue #1424: Verilator does not complain about invalid parameter declaration
From the referenced documentation it seems to me that initial value can be omitted only in exceptional cases, but I m... Peter Gerst
10:19 AM Issue #1424 (AskedReporter): Verilator does not complain about invalid parameter declaration
Parameter without initial values are legal in SystemVerilog 2017, this is not disabled when requesting earlier versio... Wilson Snyder
09:51 AM Issue #1424 (Closed): Verilator does not complain about invalid parameter declaration
Verilator fails to trow syntax error on parameter declaration without constant expression, like this:... Peter Gerst
08:25 AM Issue #1423 (Closed): 2 issues with unsized x/z constants
Verilator is complaining about this code snippet, even if SV mode:... Udi Finkelstein

04/29/2019

09:36 AM Issue #1422 (Feature): VPI hierarchy naming
I agree 3 makes the most sense. Perhaps the TOP should also be suppressed in %m messages, that is it will look to ru... Wilson Snyder
08:38 AM Issue #1422 (NoFixNeeded): VPI hierarchy naming
Hi,
I am currently looking into coupling cocotb and Verilator and stumbled over one major issue, that can be solve...
Stefan Wallentowitz
09:35 AM Issue #1421: gtkwave/lz4.c uses the "register" storage class, which is deprecated in C++17, remov...
Thanks Wilson. Will do for next time. Pieter Kapsenberg
09:34 AM Issue #1421 (Resolved): gtkwave/lz4.c uses the "register" storage class, which is deprecated in C...
Pushed to git towards 4.013.
Note this file comes from GTKwave sources. I've emailed Tony Bybell to fix it, it wo...
Wilson Snyder
07:54 AM Issue #1421: gtkwave/lz4.c uses the "register" storage class, which is deprecated in C++17, remov...
Woops - line 251:... Pieter Kapsenberg
07:53 AM Issue #1421 (Closed): gtkwave/lz4.c uses the "register" storage class, which is deprecated in C++...
https://en.cppreference.com/w/cpp/keyword/register
Line 251:...
Pieter Kapsenberg

04/28/2019

11:49 PM Issue #1363: CMake support
Any movement on this Patrick? CMake is pretty popular, getting this in would make it so much easier to use Verilator ... Pieter Kapsenberg
09:54 PM Issue #1419 (Closed): --trace-fst documentation issue
Pushed to git, thanks.
Wilson Snyder

04/23/2019

05:29 PM Issue #1305: Error messages do not contain hierarchical information
I seem to have worked myself into a corner and therefore have backtracked a bit. I believe/hope this branch is ready... Todd Strader

04/17/2019

11:56 PM Issue #1305: Error messages do not contain hierarchical information
Nodes don't exist in the lexer. I suppose we cold make fake temp nodes, but don't like this as some alternative futur... Wilson Snyder
04:28 PM Issue #1305: Error messages do not contain hierarchical information
Another question: it seems that there are quite a few _bad tests that are still using *expect* regexes instead of *ex... Todd Strader

04/16/2019

09:48 PM Issue #1419 (Closed): --trace-fst documentation issue
Small documentation fix:
https://github.com/toddstrader/verilator-dev/tree/fst-doc-fix
Todd Strader
04:26 PM Issue #1305: Error messages do not contain hierarchical information
I've posted the latest changes here:
https://github.com/toddstrader/verilator-dev/tree/mod_stack_trace
This now a...
Todd Strader

04/15/2019

02:26 PM Issue #1418: Having trouble assigning signals of interfaces to regs within for loop
Hi Wilson,
We come across a Xilinx page that suggests having for loop inside always_comb helps to save runtime.
h...
Junyi Xie

04/12/2019

08:54 PM Issue #1418: Having trouble assigning signals of interfaces to regs within for loop
This is reasonable.
Thanks for the quick reply by the way!
Junyi Xie
08:35 PM Issue #1418 (WillNotFix): Having trouble assigning signals of interfaces to regs within for loop
Verilator currently requires interface (or cell) references must be statically unrolled. This is currently a fairly f... Wilson Snyder
06:50 PM Issue #1418 (WillNotFix): Having trouble assigning signals of interfaces to regs within for loop
Hi Wilson,
I experienced errors when I tried to assign signals of an interfaces array to 2-d regs.
Attached are e...
Junyi Xie
05:19 PM Issue #1305: Error messages do not contain hierarchical information
V3Number started long ago as a relatively independent thing without concept of nodes, but don't see a reason it has t... Wilson Snyder
04:18 PM Issue #1305: Error messages do not contain hierarchical information
I've posted a proposed change for this here:
https://github.com/toddstrader/verilator-dev/tree/mod_stack_trace
On...
Todd Strader

04/11/2019

12:52 AM Issue #1417 (Resolved): FST regression tests fail instead of skip if fst2vcd isn't installed
Fixed in git towards 4.014.
Wilson Snyder

04/10/2019

03:15 PM Issue #1417 (Closed): FST regression tests fail instead of skip if fst2vcd isn't installed
... Todd Strader

04/06/2019

01:20 AM Issue #1415 (Resolved): Verilator generates calls to an undefined function named: VL_SHIFTR_QQW
Thanks again for the patch.
Pushed to git towards 4.014.
Wilson Snyder

04/05/2019

01:29 PM Issue #1415 (Closed): Verilator generates calls to an undefined function named: VL_SHIFTR_QQW
Verilator is generating calls to a undefined function named VL_SHIFTR_QQW.
This bug is nearly identical to that re...
Larry Lee

04/03/2019

03:37 PM Issue #1414 (Duplicate): Multi dimensional variable in function causing issues
Hi,
I added a small example of a structure that causes issues in our codebase. We use a function to calculate a lo...
Johan Wouters

04/02/2019

10:25 PM Issue #1413 (Resolved): Wrong printf/scanf format specifiers used for MinGW targets
Excellent, thanks for the work & patch.
Fixed in git towards 4.014.
Wilson Snyder
12:23 PM Issue #1413 (Closed): Wrong printf/scanf format specifiers used for MinGW targets
Modern MinGW C runtime versions (starting from GCC 6)
have switched to C99/C++11 compliant printf/scanf
format spec...
Sergey Kvachonok
 

Also available in: Atom