Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Activity

From 09/15/2019 to 10/14/2019

10/11/2019

09:27 PM Usage: RE: Reduce Compile Memory
Solved this by switching to clang, which ended up being 10x faster. GCC required creating a monster large file, which... Kevin Hurd

09/28/2019

12:41 AM Usage: RE: recursive function support?
I presume you got an error message as opposed to a hang (that's what I get). Or perhaps you are not using the latest ... Wilson Snyder

09/27/2019

08:51 AM Usage: recursive function support?
We have download a design from Github. This design can run correctly in VCS. But verilator compile hang.
https://...
Yong Fu
03:37 AM Usage: RE: Workaround for unsupported fopen in verilog library
Are you trying to simulate or just lint? If simulate this can't be ignored as it won't work, & perhaps contribute a ... Wilson Snyder

09/26/2019

09:30 PM Usage: Workaround for unsupported fopen in verilog library
Hi all,
My design uses a library file with an $fopen call like this:...
Ted X
 

Also available in: Atom