Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Usage

Help on using Verilator

Subject Author Created Replies Last message
Increasing performance in a moderately clock gated design James Connolly 08/15/2019 06:09 PM 2 Added by James Connolly 3 days ago
RE: Increasing performance in a moderately clock gated de...
Incremental verilate on large designs? Stan Sokorac 01/20/2019 02:54 PM 3 Added by Wilson Snyder 4 days ago
RE: Incremental verilate on large designs?
A strange code generated from parametric module. Slava B 07/29/2019 06:32 AM 2 Added by Slava B 27 days ago
RE: A strange code generated from parametric module.
Error: verilator threw signal 2 Yifei He 07/27/2019 08:05 AM 1 Added by Wilson Snyder 29 days ago
RE: Error: verilator threw signal 2
How to disable MULTITOP? Ignatius Rivaldi 04/02/2019 06:54 AM 2 Added by Wilson Snyder about 1 month ago
RE: How to disable MULTITOP?
use enum from a sv module in c++ testbench using /*verilator_public*/ toby matthews 07/07/2019 09:31 AM 2 Added by toby matthews about 2 months ago
RE: use enum from a sv module in c++ testbench using /*ve...
Lightweightlibrary for writing multiple parallel Verilator testbench drivers? Udi Finkelstein 07/03/2019 03:48 PM 1 Added by Wilson Snyder about 2 months ago
RE: Lightweightlibrary for writing multiple parallel Veri...
Any chance to use Verilator together with Icuras? Yong Fu 06/26/2019 08:59 AM 1 Added by Wilson Snyder 2 months ago
RE: Any chance to use Verilator together with Icuras?
How could I use other ways to achieve the fork join statement Zhiyuan Ning 06/20/2019 09:19 AM 1 Added by Wilson Snyder 2 months ago
RE: How could I use other ways to achieve the fork join s...
Verilator detect problem of '@' Zhiyuan Ning 06/12/2019 01:31 AM 3 Added by Wilson Snyder 2 months ago
RE: Verilator detect problem of '@'
Qmake and Verilator Kirill Bykov 06/06/2019 02:31 PM 2 Added by Kirill Bykov 3 months ago
RE: Qmake and Verilator
About signal naming Rafael Tonetto 06/05/2019 05:39 PM 1 Added by Wilson Snyder 3 months ago
RE: About signal naming
UNOPTTHREADS even for parallel designs Al Grant 05/02/2019 09:41 AM 1 Added by John Coiner 4 months ago
RE: UNOPTTHREADS even for parallel designs
FST dumping 100x slower than VCD Stan Sokorac 01/25/2019 03:16 PM 7 Added by Wilson Snyder 4 months ago
RE: FST dumping 100x slower than VCD
eval() multiple times on same clock edge Nima Ganjehloo 04/13/2019 02:02 AM 1 Added by Wilson Snyder 4 months ago
RE: eval() multiple times on same clock edge
Simulation slow down due to a large new block that's idle Stan Sokorac 03/08/2019 02:49 PM 1 Added by Wilson Snyder 6 months ago
RE: Simulation slow down due to a large new block that's ...
Trouble getting started with linting Charles Eddleston 03/07/2019 05:11 AM 2 Added by Charles Eddleston 6 months ago
RE: Trouble getting started with linting
error using verilatedvcdsc divyakumar shah 03/06/2019 03:25 PM 0
Multiple comma-separated declaration in one for-loop Yu Sheng Lin 10/17/2018 01:02 PM 6 Added by Yu Sheng Lin 6 months ago
RE: Multiple comma-separated declaration in one for-loop
How to show enum names in gtkwave? Soya Ohnishi 02/26/2019 03:42 AM 4 Added by Soya Ohnishi 6 months ago
RE: How to show enum names in gtkwave?
About assigning values to C++ models and getting values(VPI) Yu Kai Liang 02/26/2019 12:10 PM 9 Added by Wilson Snyder 6 months ago
RE: About assigning values to C++ models and getting valu...
Why does my module I/O signature change, even when I give the /* verilator no_inline_module */ directive? David Banas 02/20/2019 12:44 AM 2 Added by David Banas 6 months ago
RE: Why does my module I/O signature change, even when I ...
Why is my generated archive file so huge? David Banas 02/08/2019 07:20 PM 25 Added by Wilson Snyder 6 months ago
RE: Why is my generated archive file so huge?
Verilator + SWIG = Python wrapper? Chase Meadors 06/09/2014 04:39 AM 4 Added by Aaron Kelly 6 months ago
RE: Verilator + SWIG = Python wrapper?
"File truncated" error from ar when attempting to create V<my_block>__ALL.a ?! David Banas 02/08/2019 12:41 AM 4 Added by David Banas 7 months ago
RE: "File truncated" error from ar when attempting to cre...
(1-25/266) Per page: 25, 100, 250

Also available in: Atom