Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Development

Discussions related to Verilator internals and development

Subject Author Created Replies Last message
RFC: DPI encapsulated Verilog instead of encryption Todd Strader 08/07/2019 11:04 AM 5 Added by Todd Strader 8 days ago
RE: RFC: DPI encapsulated Verilog instead of encryption
PSA: rr is amazing Todd Strader 07/25/2019 02:44 PM 2 Added by Todd Strader 23 days ago
RE: PSA: rr is amazing
One eval() method per clock domain ? Frederic Requin 07/21/2019 10:05 AM 1 Added by Wilson Snyder 27 days ago
RE: One eval() method per clock domain ?
Error on indexing the multiple dimensional array (MDA) Yu Sheng Lin 04/08/2019 02:52 AM 4 Added by Wilson Snyder about 2 months ago
RE: Error on indexing the multiple dimensional array (MDA)
Requiring C++11 compiler Wilson Snyder 06/26/2018 11:17 AM 8 Added by Wilson Snyder 2 months ago
RE: Requiring C++11 compiler
trying to run the tests Bryan Murdok 09/15/2018 10:12 PM 7 Added by Wilson Snyder 5 months ago
RE: trying to run the tests
detecting edges in an initial block Art. FR 03/02/2019 10:53 AM 1 Added by Wilson Snyder 6 months ago
RE: detecting edges in an initial block
Environment variable VERILATOR_GDB is not used. Yu Sheng Lin 02/12/2019 04:50 PM 1 Added by Wilson Snyder 6 months ago
RE: Environment variable VERILATOR_GDB is not used.
interface modport expression Edmond Cote 11/02/2015 06:44 PM 3 Added by Bob Kitchin 7 months ago
RE: interface modport expression
Multiple top modules for lint Kris Jeon 01/02/2019 09:48 AM 8 Added by Kris Jeon 7 months ago
RE: Multiple top modules for lint
Verilator fails to warn/error on procedural assignment to wire Neil Turton 01/01/2015 06:43 PM 5 Added by Peter Gerst 9 months ago
RE: Verilator fails to warn/error on procedural assignmen...
std::abort and others in error handlers Michal Orsak 10/26/2018 10:04 PM 1 Added by Wilson Snyder 10 months ago
RE: std::abort and others in error handlers
can verilator -E preserve comments? Robert Henry 10/25/2018 08:33 PM 1 Added by Wilson Snyder 10 months ago
RE: can verilator -E preserve comments?
fix "fstapi.c" for MinGW HyungKi Jeong 10/12/2018 12:50 AM 1 Added by Wilson Snyder 10 months ago
RE: fix "fstapi.c" for MinGW
Building Verilator with Bazel Kevin Kiningham 09/18/2018 03:22 AM 22 Added by Wilson Snyder 11 months ago
RE: Building Verilator with Bazel
A way to support LXT2 file format natively Yu Sheng Lin 08/12/2018 03:31 PM 14 Added by Sergi Granell 11 months ago
RE: A way to support LXT2 file format natively
A problem with shared Vlvbound variables James Hanlon 09/07/2018 02:28 PM 2 Added by James Hanlon 11 months ago
RE: A problem with shared Vlvbound variables
question about multithreaded execution feature. Marshal qiao 09/18/2016 07:20 AM 5 Added by Marshal qiao about 1 year ago
RE: question about multithreaded execution feature.
Multithreaded/multicore/GPU support Wilson Snyder 05/05/2012 03:25 PM 5 Added by Wilson Snyder about 1 year ago
RE: Multithreaded/multicore/GPU support
Verilator doesn't support UTF-8 formated verilog files. HyungKi Jeong 06/05/2018 06:11 AM 3 Added by Wilson Snyder about 1 year ago
RE: Verilator doesn't support UTF-8 formated verilog files.
Using Verilator with Buck Arjen Roodselaar 05/05/2018 06:59 AM 3 Added by Wilson Snyder over 1 year ago
RE: Using Verilator with Buck
scr1 test-bench in verilator Joel Holdsworth 03/09/2018 03:15 AM 3 Added by Joel Holdsworth over 1 year ago
RE: scr1 test-bench in verilator
AST XML generated file: sensitivity's trigger missing Alexis G 01/31/2018 09:30 AM 1 Added by Wilson Snyder over 1 year ago
RE: AST XML generated file: sensitivity's trigger missing
Circular logic declared, on logic that isn't circular Dan Gisselquist 10/26/2017 01:01 PM 3 Added by Wilson Snyder almost 2 years ago
RE: Circular logic declared, on logic that isn't circular
Adding foreign module support to Verilator Xavier Delacour 09/20/2017 01:24 AM 6 Added by Wilson Snyder almost 2 years ago
RE: Adding foreign module support to Verilator
(1-25/92) Per page: 25, 100

Also available in: Atom