Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
1304NewLowCodebase: Macro to iterate over nodes of known type04/19/2018 02:01 PM
1303AssignedLowVCD Filter FilesStefan Wallentowitz04/19/2018 07:05 PM
1302AssignedLowDoxygen documentationStefan Wallentowitz04/19/2018 02:09 PM
1300NewUrgentinclude file verilated.h not being able to recognize from path.04/17/2018 11:26 AM
1296FeatureNormalSystemVerilog logic array inside struct should warn on bad index03/30/2018 06:32 AM
1294ResolvedNormalConnecting the wrong interface to a port does not cause an errorTodd Strader04/05/2018 01:04 AM
1292ConfirmedNormalscr1 test suite: |-> and |=> operators are unsupported in assertions04/17/2018 02:50 PM
1289ConfirmedNormalscr1 test suite: string.hextoa is not implemented03/09/2018 05:02 PM
1288ConfirmedNormalscr1 test suite: In some cases mixed assignment to struct member fails03/10/2018 08:32 PM
1286ConfirmedNormalscr1 test suite: processing passes get stuck, and allocate huge amounts of system RAM when verilog contains memory blocks03/10/2018 04:21 AM
1282AssignedNormalFalse UNOPTFLAT warning when using 2 interfaces with the same name on different hierarchies, connected to each-other with wire03/04/2018 12:27 PM
1278ConfirmedNormalUnsupported LHS tristate construct: ARRAYSEL02/26/2018 09:05 AM
1276AskedReporterNormalvcd trace splits packed data type when it comes through a typedef03/09/2018 04:58 AM
1249AskedReporterNormalStruct initialisation with data type and member name is not supported in 3.916 12/14/2017 12:52 AM
1244ResolvedNormalV3Split not splittingJonas Kahnwald02/28/2018 12:01 PM
1222AskedReporterNormalVerilator behaviour of driving DUT inputs10/03/2017 11:12 AM
1221AskedReporterNormalVerilator is unfriendly to cross compiling verilated output. Simple fix.09/28/2017 10:23 PM
1185FeatureNormalSupport for interfaces in top level ports08/29/2017 02:54 AM
1184FeatureNormalVerilator doesn't detect multiple assignment11/19/2017 12:53 PM
1104FeatureNormalNo support for parameterized interface in module "signal" list.11/23/2017 05:24 PM
1096ConfirmedNormalUNOPT and UNOPTFLAT V3Split optimizations07/12/2017 02:14 AM
1052FeatureNormalLocalparam array can't be passed into parameter-called function04/07/2016 09:20 AM
1036ConfirmedNormalReset fails to respond when driven from vector containing clock enable02/24/2016 02:42 PM
1027ConfirmedNormalPartly out of range part-select gives wrong runtime result02/10/2016 07:30 PM
1011ConfirmedNormalCan't reference interface functions inside of generate blocks11/19/2017 12:56 PM
(1-25/64) Per page: 25, 100

Also available in: Atom CSV