Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
1185NewNormalSupport for interfaces in top level ports07/23/2017 01:51 AM
1184NewNormalVerilator doesn't detect multiple assignment07/18/2017 04:45 PM
1181ResolvedNormalPlusargs verilog compilation07/07/2017 06:14 PM
1180ResolvedNormalreadmem does not support x valuesArthur Kahlich07/05/2017 10:51 PM
1121AskedReporterNormalSimulation errors with clock bus03/17/2017 10:36 PM
1111AskedReporterNormalbuild requires pod2man & creating a recipe for Yoctor11/19/2016 05:29 PM
1110FeatureNormalFeature - checking of modport directions in interfaces03/21/2017 11:20 PM
1109FeatureLowTrace a submodule11/14/2016 05:29 PM
1104AssignedNormalNo support for parameterized interface in module "signal" list.12/22/2016 02:00 AM
1096AssignedNormalUNOPT and UNOPTFLAT V3Split optimizations07/12/2017 02:14 AM
1093FeatureLowSpeed up --no-decoration mode for V3OutputFormatter03/21/2017 11:21 PM
1052FeatureNormalLocalparam array can't be passed into parameter-called function04/07/2016 09:20 AM
1036AssignedNormalReset fails to respond when driven from vector containing clock enable02/24/2016 02:42 PM
1027AssignedNormalPartly out of range part-select gives wrong runtime result02/10/2016 07:30 PM
1011NewNormalCan't reference interface functions inside of generate blocks12/08/2015 10:34 AM
1008NewNormalIncorrect results with partially out-of-bounds part select (re-opened)12/06/2015 01:01 AM
991NewNormalAssignment to unpacked array causes "Assignment pattern missed initializing elements" error messageJohan Bjork11/04/2015 03:13 AM
982FeatureNormalSupport pre / post increment / decrement in conditional expressions10/27/2015 02:11 PM
909FeatureNormalinteger arrays as DPI-C function call arguments05/15/2015 01:51 AM
860FeatureLowSupport for /*verilator public*/ on SV structs too?12/19/2014 11:17 PM
850FeatureNormalFind UNUSED and UNDRIVEN components in structsJeremy Bennett11/26/2014 10:03 PM
821FeatureNormalIs an indexed element into a parameter array a constant?09/21/2014 12:53 PM
798FeatureNormalverilator does not detect dimension mismatch error07/04/2014 01:19 PM
795AssignedNormalInternal Error: ...: ../V3Slice.cpp:277: ArraySel dtyping failed when resolving slice06/28/2014 01:04 AM
792AssignedNormalIncorrect handling of index out of declared bound on multi-dim packed array06/30/2014 07:34 AM
(1-25/61) Per page: 25, 100

Also available in: Atom CSV