Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
1362NewNormalHow do I read cover-user informationFlemming Andersen10/17/2018 11:22 PM
1361ResolvedLowPerl wrappers on windows [Patch included]Patrick Stewart10/12/2018 11:16 PM
1360NewNormalAdding support for passing by reference10/11/2018 07:53 AM
1358ResolvedNormalImprove FST support to show enums10/08/2018 10:38 PM
1355AskedReporterNormalMulti-thread example: --threads 1 (compile error)Wilson Snyder10/05/2018 12:54 AM
1354ConfirmedNormalLarge increase in compile time and run timeJohn Coiner10/15/2018 04:58 PM
1351FeatureLowSupport for loading stimulus from VCD file 09/27/2018 04:34 PM
1326AskedReporterNormalComb Logic order problem08/11/2018 03:42 PM
1315FeatureNormalUsing an array in a function called from a parameter09/24/2018 02:54 PM
1314ConfirmedNormalBad scaling, if there are nasty forests of generate statementsJohn Coiner05/31/2018 11:25 PM
1305ConfirmedNormalError messages do not contain hierarchical informationTodd Strader05/04/2018 10:38 AM
1292FeatureNormalscr1 test suite: |-> and |=> operators are unsupported in assertions10/05/2018 01:01 AM
1288ConfirmedNormalscr1 test suite: In some cases mixed assignment to struct member fails03/10/2018 08:32 PM
1286ConfirmedNormalscr1 test suite: processing passes get stuck, and allocate huge amounts of system RAM when verilog contains memory blocks03/10/2018 04:21 AM
1282AssignedNormalFalse UNOPTFLAT warning when using 2 interfaces with the same name on different hierarchies, connected to each-other with wire03/04/2018 12:27 PM
1278ConfirmedNormalUnsupported LHS tristate construct: ARRAYSEL02/26/2018 09:05 AM
1185FeatureNormalSupport for interfaces in top level ports08/29/2017 02:54 AM
1184FeatureNormalVerilator doesn't detect multiple assignment11/19/2017 12:53 PM
1104FeatureNormalNo support for parameterized interface in module "signal" list.11/23/2017 05:24 PM
1096ConfirmedNormalUNOPT and UNOPTFLAT V3Split optimizations07/12/2017 02:14 AM
1052FeatureNormalLocalparam array can't be passed into parameter-called function04/07/2016 09:20 AM
1036ConfirmedNormalReset fails to respond when driven from vector containing clock enable02/24/2016 02:42 PM
1027ConfirmedNormalPartly out of range part-select gives wrong runtime result02/10/2016 07:30 PM
1011ConfirmedNormalCan't reference interface functions inside of generate blocks11/19/2017 12:56 PM
1008ConfirmedNormalIncorrect results with partially out-of-bounds part select (re-opened)11/19/2017 12:54 PM
(1-25/63) Per page: 25, 100

Also available in: Atom CSV