Issues: verilator/verilator
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Disable an error in the source code
resolution: answered
Closed; only applies to questions which were answered
#5064
by kareefardi
was closed Apr 23, 2024
updated Apr 23, 2024
Export VERILATOR_ROOT when building in CMake
#5063
opened Apr 22, 2024 by
mbikovitsky
Loading…
updated Apr 24, 2024
Probable bug in force behavior
new
New issue not seen by maintainers
#5062
opened Apr 22, 2024 by
jackkoenig
updated Apr 23, 2024
Fusing macro argument easts up whitespace
area: parser
Issue involves SystemVerilog parsing
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
#5061
opened Apr 21, 2024 by
tudortimi
updated Apr 22, 2024
Compile error when using module variable in class defined under module
area: elaboration
Issue involves elaboration phase
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
#5060
opened Apr 21, 2024 by
tudortimi
updated Apr 24, 2024
Remove $(info) which cannot be silenced by
-MAKEFLAGS '--quiet'
(#5051)
#5059
by goekce
was merged Apr 20, 2024
Loading…
updated Apr 20, 2024
Add CITATION.cff (#5057)
#5058
by coastalwhite
was closed Apr 20, 2024
Loading…
updated Apr 20, 2024
Include a CITATION.ttf
resolution: fixed
Closed; fixed
#5057
by coastalwhite
was closed Apr 20, 2024
updated Apr 20, 2024
Make AstConstraint an AstNodeFTask
#5056
opened Apr 18, 2024 by
kozdra
Loading…
updated Apr 24, 2024
Support empty queue as dynarray default value
#5055
by kozdra
was merged Apr 18, 2024
Loading…
updated Apr 18, 2024
timescale option not work (version5.025)
new
New issue not seen by maintainers
#5054
by dinggxi
was closed Apr 19, 2024
updated Apr 19, 2024
Restore ability to hard-remove tracing
new
New issue not seen by maintainers
#5053
opened Apr 17, 2024 by
nickelpro
updated Apr 17, 2024
No warning/error if a signal is driven by both concurrent and continuous assignment
new
New issue not seen by maintainers
#5052
opened Apr 16, 2024 by
goekce
updated Apr 16, 2024
Verilation makefile should not use Issue involves general usability
resolution: fixed
Closed; fixed
$(info Archive ...)
.
area: usability
#5051
by goekce
was closed Apr 20, 2024
updated Apr 20, 2024
Internal Error: Variable inlining should make this impossible with v5.024
new
New issue not seen by maintainers
#5050
opened Apr 15, 2024 by
wltr
updated Apr 15, 2024
Add error when display a compound type
area: lint
Issue involves SystemVerilog lint checking
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
#5049
opened Apr 15, 2024 by
goekce
updated Apr 16, 2024
Support out of order package compilation
resolution: wontfix
Closed; work won't continue on an issue or pull request
#5048
by AndrewNolte
was closed Apr 13, 2024
updated Apr 15, 2024
Spurious "VERILATOR_ROOT is set to inconsistent path" errors
area: usability
Issue involves general usability
resolution: answered
Closed; only applies to questions which were answered
#5047
by polmacanceart
was closed Apr 12, 2024
updated Apr 12, 2024
Error in Conditional Generate Construct
resolution: duplicate
Closed; issue or pull request already exists
#5046
by europe2024
was closed Apr 12, 2024
updated Apr 12, 2024
What's the naming rule of internal signals (wire/reg) about verilog RTL design --> SystemC?
resolution: answered
Closed; only applies to questions which were answered
#5045
by EverardSu
was closed Apr 11, 2024
updated Apr 11, 2024
Wires driven through virtual interface traced improperly
area: tracing
Issue involves tracing
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
#5044
opened Apr 10, 2024 by
RootCubed
updated Apr 23, 2024
Delay with result of comparison causes invalid codegen
resolution: fixed
Closed; fixed
#5043
by RootCubed
was closed Apr 13, 2024
updated Apr 13, 2024
Error Involving VL_SYSTEM_IN and VL_SYSTEM_IW
resolution: fixed
Closed; fixed
#5042
by europe2024
was closed Apr 11, 2024
updated Apr 11, 2024
Verilator not handling hierarchical signal references correctly
area: vpi/dpi/api
Issue involves VPI, DPI, or verilated.h interface API
status: discussion
Issue is waiting for discussions to resolve
#5041
opened Apr 9, 2024 by
slmnemo
updated Apr 9, 2024
Previous Next
ProTip!
Add no:assignee to see everything that’s not assigned.