Issues: verilator/verilator
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Include a CITATION.ttf
new
New issue not seen by maintainers
#5057
opened Apr 19, 2024 by
coastalwhite
timescale option not work (version5.025)
new
New issue not seen by maintainers
#5054
by dinggxi
was closed Apr 19, 2024
Restore ability to hard-remove tracing
new
New issue not seen by maintainers
#5053
opened Apr 17, 2024 by
nickelpro
No warning/error if a signal is driven by both concurrent and continuous assignment
new
New issue not seen by maintainers
#5052
opened Apr 16, 2024 by
goekce
Verilation makefile should not use New issue not seen by maintainers
$(info Archive ...)
.
new
#5051
opened Apr 16, 2024 by
goekce
Internal Error: Variable inlining should make this impossible with v5.024
new
New issue not seen by maintainers
#5050
opened Apr 15, 2024 by
wltr
Add error when display a compound type
area: lint
Issue involves SystemVerilog lint checking
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
#5049
opened Apr 15, 2024 by
goekce
Support out of order package compilation
resolution: wontfix
Closed; work won't continue on an issue or pull request
#5048
by AndrewNolte
was closed Apr 13, 2024
Spurious "VERILATOR_ROOT is set to inconsistent path" errors
area: usability
Issue involves general usability
resolution: answered
Closed; only applies to questions which were answered
#5047
by polmacanceart
was closed Apr 12, 2024
Error in Conditional Generate Construct
resolution: duplicate
Closed; issue or pull request already exists
#5046
by europe2024
was closed Apr 12, 2024
What's the naming rule of internal signals (wire/reg) about verilog RTL design --> SystemC?
resolution: answered
Closed; only applies to questions which were answered
#5045
by EverardSu
was closed Apr 11, 2024
Wires driven through virtual interface traced improperly
area: tracing
Issue involves tracing
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
#5044
opened Apr 10, 2024 by
RootCubed
Delay with result of comparison causes invalid codegen
resolution: fixed
Closed; fixed
#5043
by RootCubed
was closed Apr 13, 2024
Error Involving VL_SYSTEM_IN and VL_SYSTEM_IW
resolution: fixed
Closed; fixed
#5042
by europe2024
was closed Apr 11, 2024
Verilator not handling hierarchical signal references correctly
area: vpi/dpi/api
Issue involves VPI, DPI, or verilated.h interface API
status: discussion
Issue is waiting for discussions to resolve
#5041
opened Apr 9, 2024 by
slmnemo
make: *** No rule to make target '/usr/local/share/verilator/include/verilated.cpp', needed by 'verilated.o'. Stop.
resolution: no fix needed
Closed; no fix required (not a bug)
#5039
by abarajithan11
was closed Apr 6, 2024
Support generating SAIF file for power estimation
status: discussion
Issue is waiting for discussions to resolve
#5037
opened Apr 5, 2024 by
ayanbanrj
Verilator's vpiStringVal implementation masks byte values of 32 and 0
area: vpi/dpi/api
Issue involves VPI, DPI, or verilated.h interface API
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
#5036
opened Apr 4, 2024 by
mjeje
$sscanf
doesn't compile when the argument has to be masked
resolution: duplicate
#5035
by kiryk
was closed Apr 3, 2024
Previous Next
ProTip!
Follow long discussions with comments:>50.