Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
851 Closed Normal Add more detailed statistics Jeremy Bennett 12/20/2014 09:52 PM
849 Closed Normal Missing header in VlcMain.cpp Jeremy Bennett 11/26/2014 09:47 PM
794 Closed Normal Small bug in t_vpi_get test Jeremy Bennett 06/27/2014 01:46 AM
696 Closed Normal Add support for import modport Wilson Snyder 01/18/2014 06:29 PM
654 Closed Normal VCD handling regression test failure Wilson Snyder 06/03/2013 11:08 PM
653 Closed Normal vcddiff tests fail with latest gpl-cver vcddiff Wilson Snyder 03/14/2015 05:46 PM
651 Closed Normal Different versions of GCC cause Verilator generated models to succeed or fail Jeremy Bennett 06/02/2013 06:54 PM
650 Closed Normal "make test" runs out of processes Wilson Snyder 05/24/2013 12:09 AM
639 Closed Normal Small improvements to internals documentation Jeremy Bennett 04/28/2013 01:04 PM
615 Closed Normal Regression test t_vpi_var fails 03/09/2013 09:51 PM
611 Closed Normal Improvements to UNOPTFLAT reporting Jeremy Bennett 03/09/2013 09:51 PM
610 Closed Normal DETECTARRAY error on packed structures Jeremy Bennett 03/09/2013 09:51 PM
606 Closed Normal Mis-evaluation of typed parameter Wilson Snyder 02/05/2013 03:22 AM
605 Closed Normal bit-select with :+ and :- fails with packed structures Jeremy Bennett 01/18/2013 02:49 AM
603 Closed Normal Bit select from 1-bit parameter causes error Wilson Snyder 02/05/2013 03:22 AM
600 Closed Normal Bit selection from struct causes internal error Wilson Snyder 02/05/2013 03:21 AM
599 Closed Normal Local declarations should override package declarations from wildcard import Wilson Snyder 01/10/2013 03:26 AM
592 Closed Low Support for export in package declarations 01/01/2013 02:19 PM
591 Closed Normal Problem with nested package imports Wilson Snyder 01/10/2013 03:26 AM
586 Closed Normal Use of package qualified parameters Wilson Snyder 01/10/2013 03:26 AM
583 Closed Normal Bad dead-code elimination with parameterized module Wilson Snyder 12/01/2012 09:41 PM
580 Closed Normal --debug overrides preceding --dump-treei value Jeremy Bennett 12/01/2012 09:42 PM
578 NoFixNeeded Normal Short-circuit bitwise-AND and bitwise-OR (Verilog only) Jeremy Bennett 11/14/2012 02:30 AM
576 WillNotFix Normal generate/endgenerate should not be optional in Verilog 2001 11/29/2014 02:40 AM
570 Closed Normal Triggering initial edge from X Jeremy Bennett 11/04/2012 12:25 AM
(1-25/66) Per page: 25, 100

Also available in: Atom CSV