Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
1573 Closed Normal Fuzzer: Segfault after unsupported struct/union Wilson Snyder 10/28/2019 11:34 PM
1563 Closed Normal Fuzzer: Unterminated block comment gives flex scanner internal error--end of buffer missed 10/19/2019 01:31 AM
1562 WillNotFix Normal Fuzzer: Internal Error on unterminated interface 10/16/2019 11:44 PM
1560 Closed Normal Fuzzer: Internal error after empty {} error Wilson Snyder 10/17/2019 12:05 AM
1558 Closed Normal Fuzzer: Segfault on unexpected function use Wilson Snyder 10/17/2019 12:05 AM
1552 Closed Normal Fuzzer: Hang on unusual preparser include concats Wilson Snyder 10/16/2019 11:19 PM
1551 Closed Normal Fuzzer: Segfault on empty '{} Wilson Snyder 10/16/2019 11:19 PM
1550 Closed Low Fuzzer: Segfault with "program" empty statement Wilson Snyder 10/16/2019 11:18 PM
1548 Closed Low Fuzzer: Segfault when table has error Wilson Snyder 10/16/2019 11:18 PM
1533 Closed Normal Fuzzer: buffer overflow detected Wilson Snyder 10/01/2019 12:09 AM
1532 Closed Normal Fuzzer: fatal flex scanner internal error--end of buffer missed Wilson Snyder 09/30/2019 11:20 PM
1530 Closed Normal Fuzzer: terminate called after throwing an instance of 'std::length_error' Wilson Snyder 09/30/2019 11:48 PM
1529 Closed Normal Fuzzer: Sefault on pattern testcase Wilson Snyder 09/30/2019 11:22 PM
1505 WillNotFix Normal [Bug] cannot understand multi-dimensional array interfaces Wilson Snyder 09/12/2019 11:14 PM
1372 Closed Normal XML output insufficiently qualified Wilson Snyder 01/28/2019 12:32 PM
1285 Closed Normal scr1 test suite: built-in system functions only work when the return value is assigned Wilson Snyder 03/17/2018 04:03 PM
1218 NoFixNeeded Normal module instance named clocking, expecting identifier 09/21/2017 05:56 PM
1165 Closed Normal $value$plusargs requires a string instead of an expression 05/31/2017 02:06 AM
1155 NoFixNeeded Normal verilog context free grammar 04/26/2017 11:16 AM
868 Closed Normal Trouble mixing older Verilog port syntax with SystemVerilog interfaces Wilson Snyder 02/13/2015 01:41 AM
863 Closed Low Cannot define real values in macros when using underscore Wilson Snyder 12/20/2014 09:53 PM
810 Closed Normal ommiting parameter keyword Wilson Snyder 09/21/2014 01:11 PM
780 Closed High Preprocessor incorrectly parses define arguments Derek Lockhart 06/11/2014 12:59 AM
749 Closed High Name of instance inside "for" loop clashes with name of an instance located outside of the loop scope Wilson Snyder 06/11/2014 12:56 AM
745 Closed Normal always @ ({signal1, signal2, etc}) triggers syntax error, unexpected '{' Wilson Snyder 05/11/2014 09:08 PM
(1-25/38) Per page: 25, 100

Also available in: Atom CSV