Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
1478 Confirmed Normal -faligned-new does not work under Travis with clang 07/18/2019 12:02 PM
1477 Assigned Normal Add macOS coverage in Travis CI 07/18/2019 10:33 AM
1468 Closed Normal Add Continuous Integration Todd Strader 08/08/2019 09:51 PM
1451 Closed Normal t_dist_whitespace.pl fails with --golden Todd Strader 05/31/2019 09:28 AM
1438 Closed Normal Files ignored by .git/info/exclude make t_dist_manifest.pl unhappy Todd Strader 05/15/2019 11:02 PM
1417 Closed Low FST regression tests fail instead of skip if fst2vcd isn't installed Wilson Snyder 05/09/2019 01:38 AM
1351 WillNotFix Low Support for loading stimulus from VCD file 05/10/2019 12:28 AM
1079 Closed Low Enable supported 'unsupported' tests in verilator test suite Johan Bjork 08/23/2016 10:46 AM
995 Closed Normal Broken scope map test Todd Strader 11/07/2015 12:01 AM
966 Closed Normal Symbol table scope map Todd Strader 11/01/2015 01:24 PM
878 Closed Normal please add ModelSim to reference simulators in regression tests Iztok Jeras 02/13/2015 01:42 AM
794 Closed Normal Small bug in t_vpi_get test Jeremy Bennett 06/27/2014 01:46 AM
654 Closed Normal VCD handling regression test failure Wilson Snyder 06/03/2013 11:08 PM
653 Closed Normal vcddiff tests fail with latest gpl-cver vcddiff Wilson Snyder 03/14/2015 05:46 PM
650 Closed Normal "make test" runs out of processes Wilson Snyder 05/24/2013 12:09 AM
615 Closed Normal Regression test t_vpi_var fails 03/09/2013 09:51 PM
553 Closed Normal Corrections to two regression tests Jeremy Bennett 08/25/2012 04:05 PM
536 Closed Normal Regression test driver does not generate initial VCD values Jeremy Bennett 07/24/2012 10:49 PM
515 Closed Normal Test for System Verilog enumeration methods Jeremy Bennett 05/21/2012 10:42 PM
473 Closed Normal Set of SystemVerilog tests Jeremy Bennett 05/16/2012 10:39 PM
451 Closed Normal Additional test of DPI used to implement generic accessor functions Jeremy Bennett 03/28/2012 12:08 AM
    (1-21/21)

    Also available in: Atom CSV