Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
1629 WillNotFix Normal Optimize wide vectors to use 64 bit entries Wilson Snyder 12/09/2019 02:55 AM
1566 Confirmed Normal FST dumping is slow 10/17/2019 10:39 PM
1543 Feature Normal Improve performance of icache 10/06/2019 01:23 PM
1542 Feature Normal Improve performance of bit operations by vectorizing 10/06/2019 01:24 PM
1520 Feature Normal Improve --protect-lib performance Todd Strader 10/06/2019 01:30 PM
1519 Closed Normal Benchmark --protect-lib runtime Todd Strader 11/10/2019 07:30 PM
1366 AskedReporter Normal Large increase in design header file with threads and tracing 11/29/2018 11:13 PM
1316 Closed Normal Linear searches exposed by large design (v4.0) John Coiner 09/16/2018 09:28 PM
1314 Confirmed Normal Bad scaling, if there are nasty forests of generate statements John Coiner 05/31/2018 11:25 PM
1248 Closed Normal Large structures expose GCC/clang compile time bug Wilson Snyder 01/02/2018 11:14 PM
1244 Closed Normal V3Split not splitting John Coiner 09/16/2018 09:27 PM
1224 Closed Normal V3Combine not working, and use of this-> John Coiner 05/31/2018 06:53 AM
1223 Closed Normal V3Inline can create unboundedly large modules John Coiner 10/14/2017 08:22 PM
1096 Confirmed Normal UNOPT and UNOPTFLAT V3Split optimizations 07/12/2017 02:14 AM
757 Feature Low Verilator ignores sense list of combo always block 10/09/2019 12:27 AM
    (1-15/15)

    Also available in: Atom CSV