Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
1606 Assigned Normal Complete string methods (starter project) 12/10/2019 11:17 AM
1593 Confirmed Normal Parameter-resolved constants from interface components 11/07/2019 11:17 PM
1572 Feature Normal Extend --protect-lib for foreign/embedded module use 11/23/2019 01:31 AM
1541 Feature Normal Support unpacked structs 10/06/2019 01:24 PM
1540 Feature Normal Improve internal elaboration algorithm 10/06/2019 01:00 PM
1539 Feature Normal Improve internals of inliner 10/06/2019 12:54 PM
1538 Feature Normal Support full UVM parsing and XML dump 10/06/2019 01:26 PM
1537 Feature Low Support FST structure tracing w/GTKwave 10/06/2019 12:31 PM
1524 Assigned Normal Support sensitivity to DPI function outputs Todd Strader 11/05/2019 03:09 AM
1522 Feature Normal Support mutable top-level parameters for --protect-lib Todd Strader 10/25/2019 12:11 PM
1517 Feature Normal Add support for additional simulators in --protect-lib Todd Strader 10/06/2019 01:27 PM
1501 Confirmed Normal Support bind statements within generate blocks 10/02/2019 02:04 AM
1482 Feature Normal Conditional event controls ("iff") 07/26/2019 11:31 PM
1479 Feature Normal Feature Request: VerilatedVcd callback on rolloverMB Marc Jessome 07/22/2019 10:15 PM
1470 Feature Low VPI systemtf Stefan Wallentowitz 09/26/2019 12:39 PM
1454 Feature Normal Support for loop index into generated arrays 06/04/2019 11:05 AM
1292 Feature Normal scr1 test suite: |-> and |=> operators are unsupported in assertions 10/05/2018 01:01 AM
1278 Confirmed Normal Unsupported LHS tristate construct: ARRAYSEL 02/26/2018 09:05 AM
1104 Feature Normal No support for parameterized interface in module "signal" list. 11/23/2017 05:24 PM
1011 Confirmed Normal Can't reference interface functions inside of generate blocks 11/19/2017 12:56 PM
860 Feature Low Support for /*verilator public*/ on SV structs too? 12/19/2014 11:17 PM
821 Feature Normal Support RHS of ==? or !=? as a indexed element into parameter array 06/29/2019 11:17 AM
784 Feature Normal Support for SystemVerilog coverage 06/10/2014 02:00 AM
697 Feature Normal Support net aliasing 11/07/2013 07:22 PM
546 Feature Normal Support static inside task 08/10/2012 11:42 PM
(1-25/42) Per page: 25, 100

Also available in: Atom CSV