Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
1627 Confirmed Normal Warnings and support of array concatenation 12/07/2019 08:53 PM
1626 Confirmed Normal Interface parameter circular assignment succeeds where it should not 12/07/2019 06:49 PM
1624 Confirmed Low Bad parameter width error message references parameter definition instead of reference 12/07/2019 06:49 PM
1623 Confirmed Low Interface declared in parent scope can be used incorrectly 12/07/2019 06:09 PM
1622 Confirmed Low Wrong modport directionality accross scopes doesn't trigger an error 12/07/2019 05:58 PM
1613 Confirmed Normal verilator %Warning-WIDTH false positive 11/22/2019 11:13 PM
1609 Feature Low Detect and warn appripriately on intentional latches Julien Margetts 12/05/2019 05:35 PM
1545 Confirmed Normal Warning-CASEOVERLAP is not triggering for signals wider than 12 10/07/2019 12:04 PM
1395 Feature Normal Extend UNUSED to flag signals which are not in the cone of a module output 02/07/2019 01:00 AM
1382 AskedReporter Normal Inconsistent LITENDIAN warnings on arrays 01/03/2019 09:40 AM
1369 Confirmed Normal Raise error / warning on continous assignment to reg Wilson Snyder 12/07/2019 05:44 PM
1288 Confirmed Normal scr1 test suite: In some cases mixed assignment to struct member fails 03/10/2018 08:32 PM
1184 Feature Normal Verilator doesn't detect multiple assignment 11/19/2017 12:53 PM
850 Feature Normal Find UNUSED and UNDRIVEN components in structs 10/18/2019 12:06 AM
726 Feature Normal Support enum type checking lint checks 03/25/2014 12:27 AM
648 Confirmed Normal Error-BLKANDNBLK with nested modules in generate block 01/26/2019 04:28 AM
629 Feature Low Non-vector timing loop warning 03/16/2013 12:33 AM
533 Feature Low Missing width warning when part of a bus is compared 07/20/2012 03:27 PM
485 Feature Low verilator does not detect if block name is used twice 04/19/2012 09:46 PM
449 Confirmed Normal Using public accessor tasks/functions to read and write registers causes BLKANDNBLK error 10/18/2019 12:06 AM
408 Confirmed Low verilator generates incorrect C++ code when genvar is used incorrectly 03/10/2012 07:09 AM
    (1-21/21)

    Also available in: Atom CSV