Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
1465 Closed Normal --savable generates invalid c++ for some packed arrays Alex Chadwick 06/16/2019 01:59 PM
1456 Closed Normal sameHash error on type parameters after 4.014 06/16/2019 01:59 PM
1443 Closed Normal Calling $display with real %t argument causes segfault in _vl_vsformat Wilson Snyder 06/16/2019 01:58 PM
1431 Closed Normal Multiple local variables with the same name ( __Vtable1_valid ) generated in a header file when using SystemVerilog interfaces in a certain situation Wilson Snyder 05/09/2019 01:38 AM
1430 AskedReporter Normal Broken node on indexed interface modport Wilson Snyder 05/22/2019 02:06 AM
1415 Closed Normal Verilator generates calls to an undefined function named: VL_SHIFTR_QQW Larry Lee 05/09/2019 01:37 AM
1391 Closed Normal Trying to cast non-static DPI export functions to (void *) Wilson Snyder 01/28/2019 12:32 PM
1387 Closed Normal Internal error when task is used to assign subscripted vector Wilson Snyder 01/28/2019 12:32 PM
1386 Closed Normal Reading free memory after unrolling a gen loop Wilson Snyder 01/28/2019 12:32 PM
1385 Closed Normal Uninitialized data written to dependency file, if executable is found from PATH Wilson Snyder 01/28/2019 12:32 PM
1381 Closed Normal "Duplicate declaration of cell" diagnostic with missing location Wilson Snyder 01/28/2019 12:32 PM
1364 Closed Low Verilator hangs in malloc() when assignment pattern key is not found Wilson Snyder 12/01/2018 08:17 PM
1347 Closed Normal Duplicate declaration on generate tristate UDP Wilson Snyder 09/16/2018 09:28 PM
1345 Closed Normal String conditional operation gives compile error Wilson Snyder 09/16/2018 09:28 PM
1330 Closed Normal Broken link error when inlining functions under while loops Wilson Snyder 08/22/2018 10:48 PM
1297 Duplicate Low 1 Bit signed values Wilson Snyder 04/01/2018 11:52 AM
1286 Confirmed Normal scr1 test suite: processing passes get stuck, and allocate huge amounts of system RAM when verilog contains memory blocks 03/10/2018 04:21 AM
1274 Closed Normal Pullup / Pulldown on arrays causes internal crash Wilson Snyder 03/17/2018 04:03 PM
1267 Closed Normal Unlinked error on input-only tristate comparisons Wilson Snyder 02/02/2018 01:17 AM
1264 Closed Normal verilator generates bad C++ with --public for module binds Wilson Snyder 02/02/2018 01:17 AM
1261 Closed Normal verilator generates bad C++ with --public for real module parameters Wilson Snyder 02/02/2018 01:17 AM
1260 Closed Normal verilator runs out of memory at gateAll Wilson Snyder 02/02/2018 01:16 AM
1250 Closed Normal Nested interface reference not found due to inline optimization Wilson Snyder 01/02/2018 11:15 PM
1225 Closed Normal `define macro including `", `\`", and `` has issues for empty strings Wilson Snyder 10/14/2017 08:22 PM
1214 Closed Normal Allow implicit pin connections to connect to interfaces Mike Popoloski 09/23/2017 02:14 PM
(1-25/159) Per page: 25, 100, 250

Also available in: Atom CSV