Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
1036 Confirmed Normal Reset fails to respond when driven from vector containing clock enable 02/24/2016 02:42 PM
1027 Confirmed Normal Partly out of range part-select gives wrong runtime result 02/10/2016 07:30 PM
1011 Confirmed Normal Can't reference interface functions inside of generate blocks 11/19/2017 12:56 PM
1008 Confirmed Normal Incorrect results with partially out-of-bounds part select (re-opened) 11/19/2017 12:54 PM
850 Feature Normal Find UNUSED and UNDRIVEN components in structs Jeremy Bennett 11/26/2014 10:03 PM
821 Feature Normal Is an indexed element into a parameter array a constant? 09/21/2014 12:53 PM
792 Confirmed Normal Incorrect handling of index out of declared bound on multi-dim packed array 06/30/2014 07:34 AM
784 Feature Normal Support for SystemVerilog coverage 06/10/2014 02:00 AM
757 Feature Normal Verilator handling of combo always block 05/02/2014 12:40 PM
726 Feature Normal Support enum type checking lint checks 03/25/2014 12:27 AM
697 Feature Normal Support net aliasing 11/07/2013 07:22 PM
678 Confirmed Normal Missing initial positive edge when using --x-initial-edge Jeremy Bennett 09/30/2013 05:57 PM
662 Confirmed Normal Clock gated signals not synchronised if used as a logical input 07/03/2013 12:39 AM
648 Confirmed Normal Error-BLKANDNBLK with nested modules in generate block 01/26/2019 04:28 AM
546 Feature Normal Support static inside task 08/10/2012 11:42 PM
545 Feature Normal Support queues 08/09/2012 01:58 AM
544 Feature Normal Support associative arrays 01/25/2019 12:20 AM
528 Feature Normal Support for reserved words weak0 and weak1 11/03/2012 12:04 PM
487 Feature Normal Support short-circuiting of bitswise AND and OR Jeremy Bennett 11/14/2012 08:06 PM
449 Confirmed Normal Using public accessor tasks/functions to read and write registers causes BLKANDNBLK error Wilson Snyder 03/07/2012 02:09 PM
380 Feature Normal Support of VHDL93 Sebastien Van Cauwenberghe 08/10/2011 06:49 AM
379 Feature Normal Support dynamic memory new and delete 03/02/2012 11:42 PM
378 Feature Normal Support properties and assertions 03/02/2012 11:42 PM
377 Feature Normal Support classes and methods 02/06/2016 11:16 PM
366 Feature Normal Support sensitivity of arrayed variables 07/21/2011 11:31 AM
(26-50/70) Per page: 25, 100

Also available in: Atom CSV