Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
234 Feature Normal Support time and `timescales 04/07/2010 01:27 PM
225 Feature Normal hierarchical compilation of designs for scalability 03/17/2010 08:14 PM
63 Feature Normal False Signal unoptimizable: circular logic warning 05/27/2016 10:14 PM
50 Feature Normal Clock gating support? 10/28/2009 01:51 PM
1411 Resolved Low # comments support in .mem files Frederic Requin 03/27/2019 11:40 AM
850 Feature Normal Find UNUSED and UNDRIVEN components in structs Jeremy Bennett 11/26/2014 10:03 PM
678 Confirmed Normal Missing initial positive edge when using --x-initial-edge Jeremy Bennett 09/30/2013 05:57 PM
487 Feature Normal Support short-circuiting of bitswise AND and OR Jeremy Bennett 11/14/2012 08:06 PM
1314 Confirmed Normal Bad scaling, if there are nasty forests of generate statements John Coiner 05/31/2018 11:25 PM
1415 Resolved Normal Verilator generates calls to an undefined function named: VL_SHIFTR_QQW Larry Lee 04/06/2019 01:20 AM
1412 Resolved Normal Verilator generates calls to an undefined function named: VL_SHIFTL_QQW Larry Lee 03/29/2019 12:20 AM
1363 AskedReporter Low CMake and Python support Patrick Stewart 10/25/2018 01:24 AM
380 Feature Normal Support of VHDL93 Sebastien Van Cauwenberghe 08/10/2011 06:49 AM
1413 Resolved Normal Wrong printf/scanf format specifiers used for MinGW targets Sergey Kvachonok 04/02/2019 10:25 PM
1419 New Normal --trace-fst documentation issue Todd Strader 04/16/2019 09:48 PM
1305 Confirmed Normal Error messages do not contain hierarchical information Todd Strader 04/23/2019 05:29 PM
1417 Resolved Low FST regression tests fail instead of skip if fst2vcd isn't installed Wilson Snyder 04/11/2019 12:52 AM
1407 AskedReporter Urgent facing a error for verilatedvcdsc Wilson Snyder 03/08/2019 11:14 PM
449 Confirmed Normal Using public accessor tasks/functions to read and write registers causes BLKANDNBLK error Wilson Snyder 03/07/2012 02:09 PM
385 Feature Low Dpi exported tasks with array inputs don't compile. Wilson Snyder 07/15/2012 03:19 PM
364 Feature Low blocking & non-blocking assigns -- verilator issues error when no logical conflict exists Wilson Snyder 04/15/2012 08:28 PM
(51-71/71) Per page: 25, 100

Also available in: Atom CSV