Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
1288 Confirmed Normal scr1 test suite: In some cases mixed assignment to struct member fails 03/10/2018 08:32 PM
1292 Feature Normal scr1 test suite: |-> and |=> operators are unsupported in assertions 10/05/2018 01:01 AM
1305 Confirmed Normal Error messages do not contain hierarchical information Todd Strader 04/23/2019 05:29 PM
1314 Confirmed Normal Bad scaling, if there are nasty forests of generate statements John Coiner 05/31/2018 11:25 PM
1315 Feature Normal Using an array in a function called from a parameter 09/24/2018 02:54 PM
1326 AskedReporter Normal Comb Logic order problem 08/11/2018 03:42 PM
1351 Feature Low Support for loading stimulus from VCD file 09/27/2018 04:34 PM
1363 AskedReporter Low CMake and Python support Patrick Stewart 10/25/2018 01:24 AM
1366 AskedReporter Normal Large increase in design header file with threads and tracing 11/29/2018 11:13 PM
1373 Feature Normal Cannot write to top-level tristate ports 12/06/2018 05:10 PM
1382 AskedReporter Normal Inconsistent LITENDIAN warnings on arrays 01/03/2019 09:40 AM
1395 Feature Normal Extend UNUSED to flag signals which are not in the cone of a module output 02/07/2019 01:00 AM
1407 AskedReporter Urgent facing a error for verilatedvcdsc Wilson Snyder 03/08/2019 11:14 PM
1408 Feature Low Support concatenation select 03/14/2019 10:09 AM
1411 Resolved Low # comments support in .mem files Frederic Requin 03/27/2019 11:40 AM
1412 Resolved Normal Verilator generates calls to an undefined function named: VL_SHIFTL_QQW Larry Lee 03/29/2019 12:20 AM
1413 Resolved Normal Wrong printf/scanf format specifiers used for MinGW targets Sergey Kvachonok 04/02/2019 10:25 PM
1414 New Normal Multi dimensional variable in function causing issues 04/03/2019 03:37 PM
1415 Resolved Normal Verilator generates calls to an undefined function named: VL_SHIFTR_QQW Larry Lee 04/06/2019 01:20 AM
1417 Resolved Low FST regression tests fail instead of skip if fst2vcd isn't installed Wilson Snyder 04/11/2019 12:52 AM
1419 New Normal --trace-fst documentation issue Todd Strader 04/16/2019 09:48 PM
(51-71/71) Per page: 25, 100

Also available in: Atom CSV