Issues: verilator/verilator
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Support Issue is waiting for another bug, when other bug is fixed, then goes to 'status: assigned'
type: feature-IEEE
Request to add new feature, described in IEEE 1800
std::randomize() with
status: blocked
#4706
opened Nov 20, 2023 by
muzafferkal
typedef within a class not found
area: elaboration
Issue involves elaboration phase
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
#4705
opened Nov 19, 2023 by
muzafferkal
Support 2D dynamic array initialization
area: elaboration
Issue involves elaboration phase
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
#4700
opened Nov 17, 2023 by
stevobailey
Add unsupported message when disable isn't underneath a begin with name
area: lint
Issue involves SystemVerilog lint checking
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
#4699
opened Nov 16, 2023 by
thesourcerer8
Reference module ports don't work when modules aren't inlined
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
#4698
opened Nov 16, 2023 by
RRozak
Fix false 'else' points in coverage
area: coverage
Issue involves coverage generation
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
#4691
opened Nov 12, 2023 by
gkamendje
Optimize redundant timestamps in trace files
area: tracing
Issue involves tracing
effort: hours
Expect this issue to require roughly hours of invested effort to resolve
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
#4686
opened Nov 12, 2023 by
wsnyder
Support unpacked structs in DPI-C calls
area: vpi/dpi/api
Issue involves VPI, DPI, or verilated.h interface API
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
type: feature-IEEE
Request to add new feature, described in IEEE 1800
#4679
opened Nov 10, 2023 by
mpriestleyidex
Combinational/Expression Coverage
status: discussion
Issue is waiting for discussions to resolve
#4677
opened Nov 8, 2023 by
rsammelson
Evasive malloc failure in some instances
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
#4674
opened Nov 7, 2023 by
flaviens
Support rand fields of dynamic array types
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
#4625
opened Oct 26, 2023 by
RRozak
Refactor redundant trace implementation
area: performance
Issue involves performance issues
area: tracing
Issue involves tracing
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
#4613
opened Oct 23, 2023 by
gezalore
Internal error and invalid lifetime errors with clocking blocks & repeat loops
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
#4607
opened Oct 23, 2023 by
amykyta3
Optimize compile time when many classes
area: performance
Issue involves performance issues
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
#4601
opened Oct 21, 2023 by
wsnyder
5 tasks
default keyword does not apply recursively to subarrays in an array assignment expression
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
type: feature-IEEE
Request to add new feature, described in IEEE 1800
#4589
opened Oct 20, 2023 by
jamesrbailey
Fix VlProcess argument breaks DPI export
area: vpi/dpi/api
Issue involves VPI, DPI, or verilated.h interface API
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
#4566
opened Oct 15, 2023 by
wsnyder
Support library (e.g. UVM) includes
area: usability
Issue involves general usability
status: discussion
Issue is waiting for discussions to resolve
#4562
opened Oct 14, 2023 by
wsnyder
Support Modport Clocking
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
type: feature-IEEE
Request to add new feature, described in IEEE 1800
#4555
opened Oct 11, 2023 by
hassanilyas000-10xe
Simulation performance differs with different Verilog styles
status: discussion
Issue is waiting for discussions to resolve
#4547
opened Oct 9, 2023 by
poemonsense
Warn on scheduling of non-inlined tasks/functions
area: scheduling
Issue involves scheduling/ordering of events
area: wrong runtime result
Issue involves an incorrect runtine result from Verilated model
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
#4542
opened Oct 5, 2023 by
kbieganski
Support for named structure fields in FST (and potentially VCD) dumps
area: tracing
Issue involves tracing
status: blocked
Issue is waiting for another bug, when other bug is fixed, then goes to 'status: assigned'
#4524
opened Sep 29, 2023 by
margej
Support $bits on typedef of a union
area: elaboration
Issue involves elaboration phase
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
#4521
opened Sep 26, 2023 by
polyee13
Add option to write output of executable to log file
area: usability
Issue involves general usability
type: feature-non-IEEE
Request to add new feature, outside IEEE 1800
#4505
opened Sep 18, 2023 by
tudortimi
Fix uvm_sequencer wrong reference type
area: elaboration
Issue involves elaboration phase
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
#4497
opened Sep 16, 2023 by
wsnyder
Support UVM waiting on local event variables
area: scheduling
Issue involves scheduling/ordering of events
status: ready
Issue is ready for someone to fix; then goes to 'status: assigned'
type: feature-IEEE
Request to add new feature, described in IEEE 1800
#4495
opened Sep 16, 2023 by
wsnyder
ProTip!
Exclude everything labeled
bug
with -label:bug.