Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
546 Feature Normal Support static inside task 08/10/2012 11:42 PM
545 Feature Normal Support queues 08/09/2012 01:58 AM
544 Feature Normal Support associative arrays 01/25/2019 12:20 AM
533 Feature Low Missing width warning when part of a bus is compared 07/20/2012 03:27 PM
528 Feature Normal Support for reserved words weak0 and weak1 11/03/2012 12:04 PM
496 Feature Low Unsupported: tristate construct: ASSIGNDLY 04/26/2012 11:14 PM
487 Feature Normal Support short-circuiting of bitswise AND and OR Jeremy Bennett 11/14/2012 08:06 PM
485 Feature Low verilator does not detect if block name is used twice 04/19/2012 09:46 PM
468 Feature Low Support primitive instantiations 04/25/2012 12:43 AM
449 Confirmed Normal Using public accessor tasks/functions to read and write registers causes BLKANDNBLK error Wilson Snyder 03/07/2012 02:09 PM
408 Confirmed Low verilator generates incorrect C++ code when genvar is used incorrectly 03/10/2012 07:09 AM
385 Feature Low Dpi exported tasks with array inputs don't compile. Wilson Snyder 07/15/2012 03:19 PM
380 Feature Normal Support of VHDL93 Sebastien Van Cauwenberghe 08/10/2011 06:49 AM
379 Feature Normal Support dynamic memory new and delete 03/02/2012 11:42 PM
378 Feature Normal Support properties and assertions 03/02/2012 11:42 PM
377 Feature Normal Support classes and methods 02/06/2016 11:16 PM
366 Feature Normal Support sensitivity of arrayed variables 07/21/2011 11:31 AM
365 Feature Normal bidrectional arrays not supported as module ports 11/23/2017 04:45 PM
364 Feature Low blocking & non-blocking assigns -- verilator issues error when no logical conflict exists Wilson Snyder 04/15/2012 08:28 PM
236 Feature Normal Support real event loop 04/07/2010 01:26 PM
235 Feature Normal Support fork-joins and time delays 04/07/2010 01:27 PM
234 Feature Normal Support time and `timescales 04/07/2010 01:27 PM
225 Feature Normal hierarchical compilation of designs for scalability 03/17/2010 08:14 PM
63 Feature Normal False Signal unoptimizable: circular logic warning 05/27/2016 10:14 PM
50 Feature Normal Clock gating support? 10/28/2009 01:51 PM
(51-75/75) Per page: 25, 100

Also available in: Atom CSV