Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
1512 Assigned Normal Make callCbs public (again) and return if callbacks were called Stefan Wallentowitz 09/20/2019 01:47 PM
1511 Assigned Normal Add --public-flat-rw flag Stefan Wallentowitz 09/20/2019 05:01 AM
1510 Resolved Normal VPI: Get vpiType string Stefan Wallentowitz 09/18/2019 04:24 PM
1509 Resolved Normal Fix variable cast in VPI Stefan Wallentowitz 09/18/2019 11:25 AM
1508 NoFixNeeded Normal CI is failing on CPAN installs Todd Strader 09/17/2019 02:53 PM
1507 Resolved High Linting error: backward indexing Wilson Snyder 09/17/2019 08:09 PM
1506 NoFixNeeded Normal Compile with uvm-systemc 09/15/2019 09:09 PM
1505 WillNotFix Normal [Bug] cannot understand multi-dimensional array interfaces Wilson Snyder 09/12/2019 11:14 PM
1504 Closed Normal Produce man files during 'make all' Todd Strader 09/11/2019 02:17 PM
1503 WillNotFix Normal [VerilogAMS]: Unknown Language Specified Wilson Snyder 09/11/2019 07:11 PM
1502 Closed Normal -LDLIBS isn't an option Todd Strader 09/06/2019 05:21 PM
1501 Confirmed Normal Support bind statements within generate blocks 09/06/2019 11:10 AM
1499 Resolved Normal Have V3EmitC::emitcSyms honor --output-split-cfuncs Todd Strader 09/04/2019 10:24 AM
1496 Resolved Normal Support additional file I/O functions $fseek, $ftell, $frewind Howard Su 09/04/2019 01:29 AM
1494 Resolved Normal verilator 4.018 build fails at 'make test' in examples/hello_world_c Todd Strader 09/01/2019 03:16 PM
1493 Closed Normal Add XSim support to driver.pl Todd Strader 08/29/2019 11:14 PM
1491 Closed Normal Add --dpi-hdr-only option Todd Strader 08/29/2019 11:14 PM
1490 Assigned Normal Add an option to create a DPI protected library Todd Strader 09/20/2019 01:30 PM
1489 Feature Normal Python support for Verilated designs Maarten De Braekeleer 08/29/2019 10:36 PM
1488 NoFixNeeded Normal A strange code generated from a parametric module. 08/07/2019 05:18 AM
1487 Closed Normal New WIDTH warnings on genvars Todd Strader 08/29/2019 11:15 PM
1486 NoFixNeeded Normal Issue Linking on Mac OS 08/08/2019 08:44 AM
1484 Duplicate Normal Parameter of an array of enumeration values breaks conditionals inside a generate block 07/30/2019 07:36 PM
1483 Closed Normal Make verilator_ext_tests head-to-head Todd Strader 08/28/2019 01:14 PM
1482 Feature Normal Conditional event controls ("iff") 07/26/2019 11:31 PM
1481 Closed Normal Add rr support to the perl wrappers Todd Strader 08/29/2019 11:14 PM
1479 Feature Normal Feature Request: VerilatedVcd callback on rolloverMB Marc Jessome 07/22/2019 10:15 PM
1478 Confirmed Normal -faligned-new does not work under Travis with clang 07/18/2019 12:02 PM
1477 Assigned Normal Add macOS coverage in Travis CI 07/18/2019 10:33 AM
1476 Duplicate Normal Please honour CFLAGS and CXXFLAGS provided by user 07/07/2019 12:00 PM
1475 Closed Normal V3Hashed.cpp Called isIdentical on non-hashed nodes, from Gate dedupe() Wilson Snyder 08/29/2019 11:14 PM
1474 Closed Normal Document parse-order-dependency for config files Philipp Wagner 07/09/2019 11:21 AM
1473 NoFixNeeded Normal How to get no `line pragmas in preprocessor 06/26/2019 11:57 PM
1472 AskedReporter High Memory not updating in for loop 06/26/2019 10:50 PM
1470 Feature Low VPI systemtf Stefan Wallentowitz 09/20/2019 03:40 PM
1469 Feature Low VPI module 06/20/2019 01:48 PM
1468 Closed Normal Add Continuous Integration Todd Strader 08/08/2019 09:51 PM
1467 Closed Normal Constant function evaluator incorrect on return of function var Wilson Snyder 06/16/2019 01:59 PM
1465 Closed Normal --savable generates invalid c++ for some packed arrays Alex Chadwick 06/16/2019 01:59 PM
1462 Closed Normal signal redeclaration is not reported Wilson Snyder 06/22/2019 04:50 PM
1460 Closed Normal fstapi.c compile errors. Richard Myers 06/16/2019 01:59 PM
1458 Closed Normal Dotted references to type parameters do not have the correct size Todd Strader 06/16/2019 01:59 PM
1456 Closed Normal sameHash error on type parameters after 4.014 06/16/2019 01:59 PM
1455 Closed Low Multi-threaded verilated simulation on single-core Stefan Wallentowitz 06/16/2019 01:59 PM
1454 Feature Normal Support for loop index into generated arrays 06/04/2019 11:05 AM
1451 Closed Normal t_dist_whitespace.pl fails with --golden Todd Strader 05/31/2019 09:28 AM
1449 Closed Low deferred assertion support Wilson Snyder 06/16/2019 01:58 PM
1445 NoFixNeeded Normal simple sample doesn't poduce trace when using systemc 2.3 06/06/2019 02:45 PM
1444 Closed Normal Invalid xml output generated when code contains functions with string arguments Kanad Kanhere 06/16/2019 01:59 PM
1443 Closed Normal Calling $display with real %t argument causes segfault in _vl_vsformat Wilson Snyder 06/16/2019 01:58 PM
1442 Closed Normal Enum value not made sized when enum sized Wilson Snyder 08/29/2019 11:14 PM
1441 Closed Normal incorrect handling of strings in display and sformatf Wilson Snyder 06/16/2019 01:58 PM
1440 Closed Low V3Ast.cpp gives warning with -Winvalid-noreturn 05/15/2019 12:52 AM
1439 Closed Normal Add "included from" and macro expansion information in error messages Todd Strader 07/15/2019 01:44 AM
1438 Closed Normal Files ignored by .git/info/exclude make t_dist_manifest.pl unhappy Todd Strader 05/15/2019 11:02 PM
1437 Closed Low -Wsign-compare warning in verilated.cpp Sergey Kvachonok 06/16/2019 01:58 PM
1436 Closed Normal Add an option to silence the command-failed message Todd Strader 06/16/2019 01:58 PM
1435 Closed Normal Report column numbers and source text in error messages 08/29/2019 11:15 PM
1434 NoFixNeeded Normal systemverilog Scoped types in enums support 05/13/2019 04:05 PM
1433 Closed Normal Warnings from unused parameters in verilated_fst_c.h Pieter Kapsenberg 06/16/2019 01:58 PM
1431 Closed Normal Multiple local variables with the same name ( __Vtable1_valid ) generated in a header file when using SystemVerilog interfaces in a certain situation Wilson Snyder 05/09/2019 01:38 AM
1430 AskedReporter Normal Broken node on indexed interface modport Wilson Snyder 05/22/2019 02:06 AM
1429 Closed Normal Feature request: elaboration tasks 08/29/2019 11:14 PM
1427 Closed Normal Incorrect real parameter assignment Todd Strader 06/16/2019 01:59 PM
1426 Closed Normal enum logic[2:0] not generating enum in fst file Wilson Snyder 05/09/2019 01:38 AM
1425 WillNotFix Normal Sensitivity lists with boolean expressions 05/01/2019 10:32 PM
1424 Closed Normal Verilator does not complain about invalid parameter declaration Wilson Snyder 05/09/2019 07:03 AM
1423 Closed Normal 2 issues with unsized x/z constants Wilson Snyder 05/09/2019 01:37 AM
1422 NoFixNeeded Normal VPI hierarchy naming Wilson Snyder 06/29/2019 10:16 AM
1421 Closed Normal gtkwave/lz4.c uses the "register" storage class, which is deprecated in C++17, removed afterwards Auto Update Daemon 05/09/2019 01:38 AM
1419 Closed Normal --trace-fst documentation issue Todd Strader 04/28/2019 09:54 PM
1418 WillNotFix Normal Having trouble assigning signals of interfaces to regs within for loop 04/15/2019 02:26 PM
1417 Closed Low FST regression tests fail instead of skip if fst2vcd isn't installed Wilson Snyder 05/09/2019 01:38 AM
1415 Closed Normal Verilator generates calls to an undefined function named: VL_SHIFTR_QQW Larry Lee 05/09/2019 01:37 AM
1414 Duplicate Normal Multi dimensional variable in function causing issues 06/15/2019 01:38 PM
1413 Closed Normal Wrong printf/scanf format specifiers used for MinGW targets Sergey Kvachonok 05/09/2019 01:37 AM
1412 Closed Normal Verilator generates calls to an undefined function named: VL_SHIFTL_QQW Larry Lee 05/09/2019 01:37 AM
1411 Closed Low # comments support in .mem files Frederic Requin 05/09/2019 01:37 AM
1409 NoFixNeeded Normal Incorrect Result of Cascading Module Using Generate Statement 03/15/2019 11:12 AM
1408 WillNotFix Low Support concatenation select 05/09/2019 11:25 PM
1407 NotEnoughInfo Urgent facing a error for verilatedvcdsc Wilson Snyder 05/10/2019 12:29 AM
1406 Closed Low Mixed _WIN32/WIN32 definitions causes compiler error over mkdir defintion in verilated.cpp in Visual Studio Wilson Snyder 03/24/2019 01:15 AM
1405 WillNotFix Normal Port defined as a net but used as a reg is not flagged as an error Wilson Snyder 03/11/2019 08:33 AM
1402 NoFixNeeded Low Compile verilator to webassembly 03/21/2019 11:20 AM
1400 Closed Normal Bug: verilator sometimes fails to detect electrical short Wilson Snyder 03/24/2019 01:15 AM
1399 NoFixNeeded Normal x-assign and x-initial 'unique' setting appears not to work 03/02/2019 01:19 AM
1397 NoFixNeeded Normal Error on unsized literal constants: Too many digits for 32 bit number 02/07/2019 12:49 AM
1396 Closed Normal Verilator random number generated seeded with lrand48(), which isn't deterministic across platforms Wilson Snyder 03/24/2019 01:15 AM
1395 Feature Normal Extend UNUSED to flag signals which are not in the cone of a module output 02/07/2019 01:00 AM
1391 Closed Normal Trying to cast non-static DPI export functions to (void *) Wilson Snyder 01/28/2019 12:32 PM
1388 Closed Normal Circular typedef causes infinite loop Wilson Snyder 01/28/2019 12:32 PM
1387 Closed Normal Internal error when task is used to assign subscripted vector Wilson Snyder 01/28/2019 12:32 PM
1386 Closed Normal Reading free memory after unrolling a gen loop Wilson Snyder 01/28/2019 12:32 PM
1385 Closed Normal Uninitialized data written to dependency file, if executable is found from PATH Wilson Snyder 01/28/2019 12:32 PM
1384 Closed Normal File-extension language option not consistently applied Wilson Snyder 03/24/2019 01:15 AM
1383 Closed Normal Support SystemVerilog void casts & warn if not present Wilson Snyder 03/24/2019 01:15 AM
1382 AskedReporter Normal Inconsistent LITENDIAN warnings on arrays 01/03/2019 09:40 AM
1381 Closed Normal "Duplicate declaration of cell" diagnostic with missing location Wilson Snyder 01/28/2019 12:32 PM
1380 Closed Normal Large numbers silently truncated Wilson Snyder 01/28/2019 12:32 PM
1378 Closed Low SystemVerilog array initialization crashes verilator with no useful error message Wilson Snyder 01/28/2019 12:32 PM
(1-100/913) Per page: 25, 100, 250

Also available in: Atom CSV