Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
1512 Assigned Normal Make callCbs public (again) and return if callbacks were called Stefan Wallentowitz 09/20/2019 01:47 PM
1511 Assigned Normal Add --public-flat-rw flag Stefan Wallentowitz 09/20/2019 05:01 AM
1510 Resolved Normal VPI: Get vpiType string Stefan Wallentowitz 09/18/2019 04:24 PM
1509 Resolved Normal Fix variable cast in VPI Stefan Wallentowitz 09/18/2019 11:25 AM
1508 NoFixNeeded Normal CI is failing on CPAN installs Todd Strader 09/17/2019 02:53 PM
1507 Resolved High Linting error: backward indexing Wilson Snyder 09/17/2019 08:09 PM
1506 NoFixNeeded Normal Compile with uvm-systemc 09/15/2019 09:09 PM
1505 WillNotFix Normal [Bug] cannot understand multi-dimensional array interfaces Wilson Snyder 09/12/2019 11:14 PM
1504 Closed Normal Produce man files during 'make all' Todd Strader 09/11/2019 02:17 PM
1503 WillNotFix Normal [VerilogAMS]: Unknown Language Specified Wilson Snyder 09/11/2019 07:11 PM
1502 Closed Normal -LDLIBS isn't an option Todd Strader 09/06/2019 05:21 PM
1501 Confirmed Normal Support bind statements within generate blocks 09/06/2019 11:10 AM
1499 Resolved Normal Have V3EmitC::emitcSyms honor --output-split-cfuncs Todd Strader 09/04/2019 10:24 AM
1496 Resolved Normal Support additional file I/O functions $fseek, $ftell, $frewind Howard Su 09/04/2019 01:29 AM
1494 Resolved Normal verilator 4.018 build fails at 'make test' in examples/hello_world_c Todd Strader 09/01/2019 03:16 PM
1493 Closed Normal Add XSim support to driver.pl Todd Strader 08/29/2019 11:14 PM
1491 Closed Normal Add --dpi-hdr-only option Todd Strader 08/29/2019 11:14 PM
1490 Assigned Normal Add an option to create a DPI protected library Todd Strader 09/20/2019 01:30 PM
1489 Feature Normal Python support for Verilated designs Maarten De Braekeleer 08/29/2019 10:36 PM
1488 NoFixNeeded Normal A strange code generated from a parametric module. 08/07/2019 05:18 AM
1487 Closed Normal New WIDTH warnings on genvars Todd Strader 08/29/2019 11:15 PM
1486 NoFixNeeded Normal Issue Linking on Mac OS 08/08/2019 08:44 AM
1484 Duplicate Normal Parameter of an array of enumeration values breaks conditionals inside a generate block 07/30/2019 07:36 PM
1483 Closed Normal Make verilator_ext_tests head-to-head Todd Strader 08/28/2019 01:14 PM
1482 Feature Normal Conditional event controls ("iff") 07/26/2019 11:31 PM
1481 Closed Normal Add rr support to the perl wrappers Todd Strader 08/29/2019 11:14 PM
1479 Feature Normal Feature Request: VerilatedVcd callback on rolloverMB Marc Jessome 07/22/2019 10:15 PM
1478 Confirmed Normal -faligned-new does not work under Travis with clang 07/18/2019 12:02 PM
1477 Assigned Normal Add macOS coverage in Travis CI 07/18/2019 10:33 AM
1476 Duplicate Normal Please honour CFLAGS and CXXFLAGS provided by user 07/07/2019 12:00 PM
1475 Closed Normal V3Hashed.cpp Called isIdentical on non-hashed nodes, from Gate dedupe() Wilson Snyder 08/29/2019 11:14 PM
1474 Closed Normal Document parse-order-dependency for config files Philipp Wagner 07/09/2019 11:21 AM
1473 NoFixNeeded Normal How to get no `line pragmas in preprocessor 06/26/2019 11:57 PM
1472 AskedReporter High Memory not updating in for loop 06/26/2019 10:50 PM
1470 Feature Low VPI systemtf Stefan Wallentowitz 09/20/2019 03:40 PM
1469 Feature Low VPI module 06/20/2019 01:48 PM
1468 Closed Normal Add Continuous Integration Todd Strader 08/08/2019 09:51 PM
1467 Closed Normal Constant function evaluator incorrect on return of function var Wilson Snyder 06/16/2019 01:59 PM
1465 Closed Normal --savable generates invalid c++ for some packed arrays Alex Chadwick 06/16/2019 01:59 PM
1462 Closed Normal signal redeclaration is not reported Wilson Snyder 06/22/2019 04:50 PM
1460 Closed Normal fstapi.c compile errors. Richard Myers 06/16/2019 01:59 PM
1458 Closed Normal Dotted references to type parameters do not have the correct size Todd Strader 06/16/2019 01:59 PM
1456 Closed Normal sameHash error on type parameters after 4.014 06/16/2019 01:59 PM
1455 Closed Low Multi-threaded verilated simulation on single-core Stefan Wallentowitz 06/16/2019 01:59 PM
1454 Feature Normal Support for loop index into generated arrays 06/04/2019 11:05 AM
1451 Closed Normal t_dist_whitespace.pl fails with --golden Todd Strader 05/31/2019 09:28 AM
1449 Closed Low deferred assertion support Wilson Snyder 06/16/2019 01:58 PM
1445 NoFixNeeded Normal simple sample doesn't poduce trace when using systemc 2.3 06/06/2019 02:45 PM
1444 Closed Normal Invalid xml output generated when code contains functions with string arguments Kanad Kanhere 06/16/2019 01:59 PM
1443 Closed Normal Calling $display with real %t argument causes segfault in _vl_vsformat Wilson Snyder 06/16/2019 01:58 PM
1442 Closed Normal Enum value not made sized when enum sized Wilson Snyder 08/29/2019 11:14 PM
1441 Closed Normal incorrect handling of strings in display and sformatf Wilson Snyder 06/16/2019 01:58 PM
1440 Closed Low V3Ast.cpp gives warning with -Winvalid-noreturn 05/15/2019 12:52 AM
1439 Closed Normal Add "included from" and macro expansion information in error messages Todd Strader 07/15/2019 01:44 AM
1438 Closed Normal Files ignored by .git/info/exclude make t_dist_manifest.pl unhappy Todd Strader 05/15/2019 11:02 PM
1437 Closed Low -Wsign-compare warning in verilated.cpp Sergey Kvachonok 06/16/2019 01:58 PM
1436 Closed Normal Add an option to silence the command-failed message Todd Strader 06/16/2019 01:58 PM
1435 Closed Normal Report column numbers and source text in error messages 08/29/2019 11:15 PM
1434 NoFixNeeded Normal systemverilog Scoped types in enums support 05/13/2019 04:05 PM
1433 Closed Normal Warnings from unused parameters in verilated_fst_c.h Pieter Kapsenberg 06/16/2019 01:58 PM
1431 Closed Normal Multiple local variables with the same name ( __Vtable1_valid ) generated in a header file when using SystemVerilog interfaces in a certain situation Wilson Snyder 05/09/2019 01:38 AM
1430 AskedReporter Normal Broken node on indexed interface modport Wilson Snyder 05/22/2019 02:06 AM
1429 Closed Normal Feature request: elaboration tasks 08/29/2019 11:14 PM
1427 Closed Normal Incorrect real parameter assignment Todd Strader 06/16/2019 01:59 PM
1426 Closed Normal enum logic[2:0] not generating enum in fst file Wilson Snyder 05/09/2019 01:38 AM
1425 WillNotFix Normal Sensitivity lists with boolean expressions 05/01/2019 10:32 PM
1424 Closed Normal Verilator does not complain about invalid parameter declaration Wilson Snyder 05/09/2019 07:03 AM
1423 Closed Normal 2 issues with unsized x/z constants Wilson Snyder 05/09/2019 01:37 AM
1422 NoFixNeeded Normal VPI hierarchy naming Wilson Snyder 06/29/2019 10:16 AM
1421 Closed Normal gtkwave/lz4.c uses the "register" storage class, which is deprecated in C++17, removed afterwards Auto Update Daemon 05/09/2019 01:38 AM
1419 Closed Normal --trace-fst documentation issue Todd Strader 04/28/2019 09:54 PM
1418 WillNotFix Normal Having trouble assigning signals of interfaces to regs within for loop 04/15/2019 02:26 PM
1417 Closed Low FST regression tests fail instead of skip if fst2vcd isn't installed Wilson Snyder 05/09/2019 01:38 AM
1415 Closed Normal Verilator generates calls to an undefined function named: VL_SHIFTR_QQW Larry Lee 05/09/2019 01:37 AM
1414 Duplicate Normal Multi dimensional variable in function causing issues 06/15/2019 01:38 PM
1413 Closed Normal Wrong printf/scanf format specifiers used for MinGW targets Sergey Kvachonok 05/09/2019 01:37 AM
1412 Closed Normal Verilator generates calls to an undefined function named: VL_SHIFTL_QQW Larry Lee 05/09/2019 01:37 AM
1411 Closed Low # comments support in .mem files Frederic Requin 05/09/2019 01:37 AM
1409 NoFixNeeded Normal Incorrect Result of Cascading Module Using Generate Statement 03/15/2019 11:12 AM
1408 WillNotFix Low Support concatenation select 05/09/2019 11:25 PM
1407 NotEnoughInfo Urgent facing a error for verilatedvcdsc Wilson Snyder 05/10/2019 12:29 AM
1406 Closed Low Mixed _WIN32/WIN32 definitions causes compiler error over mkdir defintion in verilated.cpp in Visual Studio Wilson Snyder 03/24/2019 01:15 AM
1405 WillNotFix Normal Port defined as a net but used as a reg is not flagged as an error Wilson Snyder 03/11/2019 08:33 AM
1402 NoFixNeeded Low Compile verilator to webassembly 03/21/2019 11:20 AM
1400 Closed Normal Bug: verilator sometimes fails to detect electrical short Wilson Snyder 03/24/2019 01:15 AM
1399 NoFixNeeded Normal x-assign and x-initial 'unique' setting appears not to work 03/02/2019 01:19 AM
1397 NoFixNeeded Normal Error on unsized literal constants: Too many digits for 32 bit number 02/07/2019 12:49 AM
1396 Closed Normal Verilator random number generated seeded with lrand48(), which isn't deterministic across platforms Wilson Snyder 03/24/2019 01:15 AM
1395 Feature Normal Extend UNUSED to flag signals which are not in the cone of a module output 02/07/2019 01:00 AM
1391 Closed Normal Trying to cast non-static DPI export functions to (void *) Wilson Snyder 01/28/2019 12:32 PM
1388 Closed Normal Circular typedef causes infinite loop Wilson Snyder 01/28/2019 12:32 PM
1387 Closed Normal Internal error when task is used to assign subscripted vector Wilson Snyder 01/28/2019 12:32 PM
1386 Closed Normal Reading free memory after unrolling a gen loop Wilson Snyder 01/28/2019 12:32 PM
1385 Closed Normal Uninitialized data written to dependency file, if executable is found from PATH Wilson Snyder 01/28/2019 12:32 PM
1384 Closed Normal File-extension language option not consistently applied Wilson Snyder 03/24/2019 01:15 AM
1383 Closed Normal Support SystemVerilog void casts & warn if not present Wilson Snyder 03/24/2019 01:15 AM
1382 AskedReporter Normal Inconsistent LITENDIAN warnings on arrays 01/03/2019 09:40 AM
1381 Closed Normal "Duplicate declaration of cell" diagnostic with missing location Wilson Snyder 01/28/2019 12:32 PM
1380 Closed Normal Large numbers silently truncated Wilson Snyder 01/28/2019 12:32 PM
1378 Closed Low SystemVerilog array initialization crashes verilator with no useful error message Wilson Snyder 01/28/2019 12:32 PM
1377 NotEnoughInfo Normal Segmentation Fault when tracing is enabled Wilson Snyder 03/10/2019 06:21 PM
1376 Closed Normal Incorrect array contents in FST and LXT2 output formats Wilson Snyder 01/28/2019 12:32 PM
1373 Feature Normal Cannot write to top-level tristate ports 12/06/2018 05:10 PM
1372 Closed Normal XML output insufficiently qualified Wilson Snyder 01/28/2019 12:32 PM
1370 Closed Normal Slow file compiled with OPT_FAST when --output-split is used Wilson Snyder 12/01/2018 08:17 PM
1369 Closed Normal Raise error / warning on continous assignment to reg Wilson Snyder 09/03/2019 12:23 PM
1367 NoFixNeeded Normal [newbie] Is there a way to keep SystemC port types "sc_uint<xx>" ? 11/27/2018 10:05 AM
1366 AskedReporter Normal Large increase in design header file with threads and tracing 11/29/2018 11:13 PM
1365 Duplicate Normal False BLKANDNBLK error for different signals in a vector 11/07/2018 06:42 PM
1364 Closed Low Verilator hangs in malloc() when assignment pattern key is not found Wilson Snyder 12/01/2018 08:17 PM
1363 AskedReporter Low CMake support Patrick Stewart 08/05/2019 09:15 PM
1362 NoFixNeeded Normal How do I read cover-user information Flemming Andersen 10/19/2018 12:03 AM
1361 Closed Low Perl wrappers on windows [Patch included] Patrick Stewart 10/27/2018 12:44 PM
1360 Closed Normal Adding support for passing by reference Wilson Snyder 12/01/2018 08:17 PM
1359 WillNotFix Normal WaveJSON tracing support 10/08/2018 02:03 AM
1358 Closed Normal Improve FST support to show enums 10/27/2018 12:43 PM
1356 Closed Normal Support FST Sergi Granell 10/06/2018 02:13 PM
1355 NotEnoughInfo Normal Multi-thread example: --threads 1 (compile error) Wilson Snyder 03/10/2019 04:26 PM
1353 NoFixNeeded Normal Convergence failures, how to debug 10/05/2018 11:53 AM
1352 WillNotFix Normal Do you have plan to use CMake to replace current autoconf? 10/24/2018 07:25 PM
1351 WillNotFix Low Support for loading stimulus from VCD file 05/10/2019 12:28 AM
1350 Closed Low Support for immediate restict Wilson Snyder 10/06/2018 02:14 PM
1349 Closed Normal Cygwin verilator_coverage fails due to cygwin bug in getline() 12/01/2018 08:17 PM
1348 Closed Normal C++ unordered_set hash/comparator requirements 10/06/2018 02:14 PM
1347 Closed Normal Duplicate declaration on generate tristate UDP Wilson Snyder 09/16/2018 09:28 PM
1345 Closed Normal String conditional operation gives compile error Wilson Snyder 09/16/2018 09:28 PM
1342 NoFixNeeded Normal False(?) UNOPT warning in combinational generate loop operating on MDA Wilson Snyder 09/11/2018 10:01 PM
1339 Closed Normal Verilator v4.0 is not compatible with SystemC 2.3.2 09/03/2018 12:20 PM
1338 Closed Normal --trace of SystemVerlog string gives compile error Wilson Snyder 09/16/2018 09:28 PM
1336 Duplicate Urgent Verilator installation make error 03/30/2019 06:10 PM
1333 Closed Normal Support LXT2 file format natively Yu Sheng Lin 10/02/2018 10:48 PM
1332 Closed High Verilator 4.00 multi-threading on OS X 08/27/2018 10:16 AM
1331 Closed Normal documentation SystemC example Iztok Jeras 08/23/2018 08:40 AM
1330 Closed Normal Broken link error when inlining functions under while loops Wilson Snyder 08/22/2018 10:48 PM
1329 NoFixNeeded Normal Compile error "expected unqualified-id before numeric constant" 10/05/2018 10:22 AM
1328 NoFixNeeded Normal Parameter with type string cause compile error when passed to $readmemh(...) 12/12/2018 06:18 AM
1327 Closed Normal Strange initialisation behaviour with "VinpClk" cloned clock variables Wilson Snyder 09/16/2018 09:28 PM
1326 NotEnoughInfo Normal Comb Logic order problem 05/10/2019 12:30 AM
1322 NoFixNeeded Normal Build errors at V3Error.cpp Wilson Snyder 07/07/2018 10:25 AM
1320 NoFixNeeded Urgent Getting error "Undefined reference to: " 06/09/2018 06:38 AM
1319 Closed Normal $clog2 should be allowed in Verilog 2005 James Hutchinson 06/13/2018 01:28 AM
1318 Closed Normal Incorrect paths when compiling from Git 08/25/2018 02:40 PM
1316 Closed Normal Linear searches exposed by large design (v4.0) John Coiner 09/16/2018 09:28 PM
1315 Feature Normal Using an array in a function called from a parameter 07/23/2019 07:53 PM
1314 Confirmed Normal Bad scaling, if there are nasty forests of generate statements John Coiner 05/31/2018 11:25 PM
1309 Closed Normal Mismatched new [] / delete [] 05/17/2018 11:09 AM
1308 Closed Normal Missing # in parameter list crashes verilator with no useful error message Wilson Snyder 06/13/2018 01:29 AM
1307 NotEnoughInfo Normal Can not dump trace with CMAKE compiled SystemC library Enzo Chi 05/24/2019 08:03 AM
1305 Closed Normal Error messages do not contain hierarchical information Todd Strader 08/29/2019 11:14 PM
1304 WillNotFix Low Codebase: Macro to iterate over nodes of known type 05/06/2018 02:26 PM
1303 NoFixNeeded Low VCD Filter Files Stefan Wallentowitz 08/28/2018 10:44 AM
1302 NoFixNeeded Low Doxygen documentation Stefan Wallentowitz 10/08/2018 11:26 AM
1301 WillNotFix Low Whitespaces in codebase 04/19/2018 06:35 PM
1300 NoFixNeeded Urgent include file verilated.h not being able to recognize from path. 04/30/2018 08:03 AM
1297 Duplicate Low 1 Bit signed values Wilson Snyder 04/01/2018 11:52 AM
1296 NoFixNeeded Normal SystemVerilog logic array inside struct should warn on bad index 10/05/2018 01:03 AM
1295 NoFixNeeded Normal Vtop__ALLcls.cpp and other combined files negates parallel compilation capabilities 03/29/2018 08:52 PM
1294 Closed Normal Connecting the wrong interface to a port does not cause an error Todd Strader 06/13/2018 01:29 AM
1292 Feature Normal scr1 test suite: |-> and |=> operators are unsupported in assertions 10/05/2018 01:01 AM
1291 WillNotFix Normal scr1 test suite: delayed always blocks are unsupported 03/10/2018 05:50 PM
1290 Closed Normal scr1 test suite: assert properties don't work John Coiner 03/12/2018 11:44 PM
1289 Closed Normal scr1 test suite: string.hextoa is not implemented 09/16/2018 09:27 PM
1288 Confirmed Normal scr1 test suite: In some cases mixed assignment to struct member fails 03/10/2018 08:32 PM
1287 WillNotFix Normal scr1 test suite: SystemVerilog nested @ blocks are not supported 03/09/2018 08:05 PM
1286 Confirmed Normal scr1 test suite: processing passes get stuck, and allocate huge amounts of system RAM when verilog contains memory blocks 03/10/2018 04:21 AM
1285 Closed Normal scr1 test suite: built-in system functions only work when the return value is assigned Wilson Snyder 03/17/2018 04:03 PM
1284 Closed Low Unsupported --annotate-min command line argument for verilator_coverage tool Wilson Snyder 03/17/2018 04:03 PM
1281 Closed Normal Trig functions Patrick Stewart 03/17/2018 04:03 PM
1278 Confirmed Normal Unsupported LHS tristate construct: ARRAYSEL 02/26/2018 09:05 AM
1277 WillNotFix Normal instantiate SystemC model in Verilog dut 02/14/2018 12:17 PM
1276 NotEnoughInfo Normal vcd trace splits packed data type when it comes through a typedef 08/08/2019 10:31 PM
1275 Duplicate Normal genvar in always_comb doesn't fail or lint warn during compile when not in a generate block 02/13/2018 07:50 PM
1274 Closed Normal Pullup / Pulldown on arrays causes internal crash Wilson Snyder 03/17/2018 04:03 PM
1269 Closed Normal Verilator supports assert but not assume Dan Gisselquist 02/02/2018 01:16 AM
1268 Closed High tracing_x examples do not generate proper waveform with verilator 3.918 Wilson Snyder 02/02/2018 01:16 AM
1267 Closed Normal Unlinked error on input-only tristate comparisons Wilson Snyder 02/02/2018 01:17 AM
1266 NoFixNeeded Normal Issue with behavioural SRAM model bigger than 64-bit 01/22/2018 05:53 PM
1265 Closed Low Fix status code of generated Makefile Stefan Wallentowitz 02/02/2018 01:17 AM
1264 Closed Normal verilator generates bad C++ with --public for module binds Wilson Snyder 02/02/2018 01:17 AM
1263 NoFixNeeded Low Does the LGPL license on Verilator imply that my RTL would also fall into GPL? 01/16/2018 03:28 PM
1262 NoFixNeeded Normal Query parameters in simulation run Stefan Wallentowitz 01/17/2018 12:15 PM
1261 Closed Normal verilator generates bad C++ with --public for real module parameters Wilson Snyder 02/02/2018 01:17 AM
1260 Closed Normal verilator runs out of memory at gateAll Wilson Snyder 02/02/2018 01:16 AM
1256 Duplicate High example/trace_sc doesn't compile with SystemC 2.3.2 01/01/2018 10:06 PM
1254 Closed Normal verilator generates infinite loop Wilson Snyder 01/02/2018 11:15 PM
1251 Closed High Compilation error for SystemC 2.3.2 Tymoteusz Blazejczyk 01/02/2018 11:15 PM
1250 Closed Normal Nested interface reference not found due to inline optimization Wilson Snyder 01/02/2018 11:15 PM
1249 NotEnoughInfo Normal Struct initialisation with data type and member name is not supported in 3.916 08/25/2018 02:41 PM
1248 Closed Normal Large structures expose GCC/clang compile time bug Wilson Snyder 01/02/2018 11:14 PM
1247 Closed Normal ALWCOMBORDER Warnings when driving interfaces 01/02/2018 11:15 PM
1246 Closed Normal modport declaration incorrectly treats some outputs as inputs Wilson Snyder 01/02/2018 11:15 PM
1245 Closed Normal dpi open array support (LRM 35.5.6.1 Open arrays) Wilson Snyder 01/02/2018 11:15 PM
1244 Closed Normal V3Split not splitting John Coiner 09/16/2018 09:27 PM
1241 Closed Normal Signal not driven/used warning when assigning values to modports Wilson Snyder 11/25/2017 08:47 PM
1238 Closed Normal Verilator concatenation error when passing overflowed value from C++ to verilog input port Wilson Snyder 12/20/2018 11:53 AM
1235 Closed Normal Smoke test fails in Debian build Wilson Snyder 11/25/2017 08:47 PM
1233 Closed Normal Fix spelling errors أحمد المحمودي 10/17/2017 01:59 AM
1232 Closed Normal configure check for -faligned-new needs to include header Wilson Snyder 11/25/2017 08:47 PM
1231 Closed Normal Undefined symbol operator delete(void*, std::align_val_t) on MacOS Wilson Snyder 10/14/2017 08:22 PM
1230 Closed Normal Build broken on MacOS due to tv_nsec Wilson Snyder 10/14/2017 08:22 PM
1226 Closed Normal -E repeats output Wilson Snyder 10/14/2017 08:22 PM
1225 Closed Normal `define macro including `", `\`", and `` has issues for empty strings Wilson Snyder 10/14/2017 08:22 PM
1224 Closed Normal V3Combine not working, and use of this-> John Coiner 05/31/2018 06:53 AM
1223 Closed Normal V3Inline can create unboundedly large modules John Coiner 10/14/2017 08:22 PM
1222 NotEnoughInfo Normal Verilator behaviour of driving DUT inputs 08/25/2018 02:45 PM
1221 NotEnoughInfo Normal Verilator is unfriendly to cross compiling verilated output. Simple fix. 08/25/2018 02:44 PM
1220 Closed Normal Example Makefile seems to have incorrect paths Wilson Snyder 10/14/2017 08:22 PM
1219 NoFixNeeded High flex error building verilator under SLES 09/22/2017 10:46 PM
1218 NoFixNeeded Normal module instance named clocking, expecting identifier 09/21/2017 05:56 PM
1217 Closed Normal 26.6 Exporting imported names from packages Wilson Snyder 09/23/2017 02:17 PM
1214 Closed Normal Allow implicit pin connections to connect to interfaces Mike Popoloski 09/23/2017 02:14 PM
1213 Closed Normal Allow modules port parameters to not have a default in their declaration Mike Popoloski 09/23/2017 02:14 PM
1212 Closed Normal Fix non-colon array of interface modports in port list Mike Popoloski 09/23/2017 02:14 PM
1211 Closed Normal Support more constants for function parameter default values Mike Popoloski 09/23/2017 02:14 PM
1210 Closed Normal Add support for built-in array methods Mike Popoloski 09/23/2017 02:17 PM
1209 Closed Normal v3errorEndFatal marked noreturn but GCC thinks it returns Wilson Snyder 09/23/2017 02:15 PM
1204 Closed Normal Fix enum constant ranges without colons 09/23/2017 02:15 PM
1203 Closed Low Remove trailing whitespace from source files Wilson Snyder 09/12/2017 01:01 PM
1202 Closed Normal Don't warn about little endian ordering for arrays of cells 09/23/2017 02:14 PM
1199 NotEnoughInfo Normal Can't called by start-process correctly yun he 11/18/2017 10:50 PM
1198 Closed Normal "How do I access signals in C?" in documentation should be edited Wilson Snyder 09/07/2017 12:46 AM
1197 Closed Normal Verilator pulls in Verilog-Perl-3.440 which breaks SystemPerl-1.344's tests Wilson Snyder 09/08/2017 01:18 AM
1195 WillNotFix Low Feature request: Nested module definitions 08/30/2017 06:30 PM
1192 WillNotFix Normal Can't override parameter defined as "type xxxx" through command line with "-G" 11/18/2017 10:56 PM
1191 NoFixNeeded Normal DPI-C structures seem to come out backwards! Wilson Snyder 08/30/2017 09:55 PM
1190 Closed Normal Fix packed structs in DPI-C Wilson Snyder 08/29/2017 02:53 AM
1189 WillNotFix Normal Generate templated classes 08/06/2017 07:33 PM
1187 Closed Normal Internal Error: ../V3Slice.cpp:407: Couldn't find a VarRef on the LHSP of an Assign Wilson Snyder 08/29/2017 02:54 AM
1185 Feature Normal Support for interfaces in top level ports 08/29/2017 02:54 AM
1184 Feature Normal Verilator doesn't detect multiple assignment 11/19/2017 12:53 PM
1181 Closed Normal Plusargs verilog compilation 08/29/2017 02:54 AM
1180 Closed Normal readmem does not support x values Arthur Kahlich 08/29/2017 02:53 AM
1178 NoFixNeeded Normal Trouble compiling c files 06/21/2017 10:57 PM
1176 Closed Normal Implicit port connection .* does not work for interfaces Wilson Snyder 06/22/2017 10:38 PM
1175 NoFixNeeded Normal Incorrect simulation results 06/16/2017 02:57 PM
1174 Closed Normal Shift gives VL_SHIFTR_IIW not declared Wilson Snyder 06/22/2017 10:37 PM
1172 Closed Normal Incorrect result for packed array with non-zero LSB typedef Wilson Snyder 06/22/2017 10:37 PM
1165 Closed Normal $value$plusargs requires a string instead of an expression 05/31/2017 02:06 AM
1164 Closed Urgent Failed generate C++ code with unique casez when "--assert" argument Wilson Snyder 05/31/2017 02:07 AM
1161 Closed Normal Modport access to un-modport-able objects Todd Strader 05/31/2017 02:07 AM
1158 Closed Normal V3Simulate doesn't return the call stack when it can't optimize a function Todd Strader 05/31/2017 02:06 AM
1156 Closed Normal Numeric literals may overflow without a warning Todd Strader 05/31/2017 02:07 AM
1155 NoFixNeeded Normal verilog context free grammar 04/26/2017 11:16 AM
1154 Closed Normal bus of wreal (packed array) not supported Wilson Snyder 05/31/2017 02:06 AM
1153 Closed Normal ../V3Inst.cpp:360: Module dearray failed -- unpacked array of interfaces badness Wilson Snyder 05/31/2017 02:06 AM
1152 Closed Normal Parameter arrays in module parameter port list Wilson Snyder 06/22/2017 10:38 PM
1151 Closed High Unsupported vpiRawTwoStateVal (etc) 04/04/2017 12:03 AM
1150 Closed Normal wreal implicit assignments don't reevaluate Wilson Snyder 04/02/2017 12:52 PM
1149 Closed High Internal Error when localparam is assigned by constant function returning a nested struct 04/02/2017 12:53 PM
1148 NoFixNeeded Normal Verilator not handling individual generate/if blocks. 03/27/2017 03:55 PM
(1-250/913) Per page: 25, 100, 250

Also available in: Atom CSV