⚲
Project
General
Profile
Home
News
Activity
About/Contact
Major Tools
Dinotrace
Verilator
Verilog-mode
Verilog-Perl
Other Tools
IPC::Locker
Parallel::Forker
Voneline
General Info
Papers
Sign in
Register
Search
:
Verilator
Intro
Download
Faq
Docs
Activity
Issues
News
Wiki
Forums
Issues
View all issues
Summary
Issues
If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters
Add filter
Status
Tracker
Priority
Author
Assignee
Target version
Category
Subject
Description
Estimated time
% Done
Issue
Assignee's role
Created
Updated
Closed
Related to
Duplicates
Duplicated by
Blocks
Blocked by
Precedes
Follows
Copied to
Copied from
Parent task
Subtasks
Options
Columns
Available Columns
Project
Tracker
Parent task
Author
Category
Target version
Estimated time
Total estimated time
% Done
Created
Closed
Related issues
Selected Columns
Status
Priority
Subject
Assignee
Updated
Group results by
Project
Tracker
Status
Priority
Author
Assignee
Category
Target version
% Done
Show
Description
Totals
Estimated time
Apply
Clear
#
Status
Priority
Subject
Assignee
Updated
1624
Confirmed
Low
Bad parameter width error message references parameter definition instead of reference
12/07/2019 06:49 PM
1623
Confirmed
Low
Interface declared in parent scope can be used incorrectly
12/07/2019 06:09 PM
1622
Confirmed
Low
Wrong modport directionality accross scopes doesn't trigger an error
12/07/2019 05:58 PM
1609
Feature
Low
Detect and warn appripriately on intentional latches
Julien Margetts
12/05/2019 05:35 PM
1537
Feature
Low
Support FST structure tracing w/GTKwave
10/06/2019 12:31 PM
1515
Feature
Low
VPI: Log all variables that were accessed
Stefan Wallentowitz
09/21/2019 06:26 PM
1514
Feature
Low
Switch for file to read public signals from
Stefan Wallentowitz
09/21/2019 06:36 PM
1470
Feature
Low
VPI systemtf
Stefan Wallentowitz
09/26/2019 12:39 PM
860
Feature
Low
Support for /*verilator public*/ on SV structs too?
12/19/2014 11:17 PM
757
Feature
Low
Verilator ignores sense list of combo always block
10/09/2019 12:27 AM
629
Feature
Low
Non-vector timing loop warning
03/16/2013 12:33 AM
533
Feature
Low
Missing width warning when part of a bus is compared
07/20/2012 03:27 PM
496
Feature
Low
Unsupported: tristate construct: ASSIGNDLY
04/26/2012 11:14 PM
485
Feature
Low
verilator does not detect if block name is used twice
04/19/2012 09:46 PM
468
Feature
Low
Support primitive instantiations
04/25/2012 12:43 AM
408
Confirmed
Low
verilator generates incorrect C++ code when genvar is used incorrectly
03/10/2012 07:09 AM
(1-16/16)
Also available in:
Atom
CSV
CSV export options
Selected Columns
All Columns
Description
Loading...