Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
1245FeatureNormaldpi open array support (LRM 35.5.6.1 Open arrays)Wilson Snyder11/20/2017 01:28 PM
1244ConfirmedNormalV3Split not splittingJohn Coiner11/19/2017 01:43 AM
1241ResolvedNormalSignal not driven/used warning when assigning values to modportsWilson Snyder11/15/2017 01:11 AM
1238ResolvedNormalVerilator concatenation error when passing overflowed value from C++ to verilog input portWilson Snyder11/06/2017 02:46 PM
1235ResolvedNormalSmoke test fails in Debian buildWilson Snyder11/06/2017 02:52 AM
1232ResolvedNormalconfigure check for -faligned-new needs to include headerWilson Snyder10/15/2017 03:50 PM
1222AskedReporterNormalVerilator behaviour of driving DUT inputs10/03/2017 11:12 AM
1221AskedReporterNormalVerilator is unfriendly to cross compiling verilated output. Simple fix.09/28/2017 10:23 PM
1216FeatureNormalmulticore supportJohn Coiner09/20/2017 02:40 AM
1185FeatureNormalSupport for interfaces in top level ports08/29/2017 02:54 AM
1184FeatureNormalVerilator doesn't detect multiple assignment11/19/2017 12:53 PM
1121AskedReporterNormalSimulation errors with clock bus03/17/2017 10:36 PM
1110ResolvedNormalFeature - checking of modport directions in interfacesWilson Snyder11/18/2017 10:52 PM
1104ConfirmedNormalNo support for parameterized interface in module "signal" list.12/22/2016 02:00 AM
1096ConfirmedNormalUNOPT and UNOPTFLAT V3Split optimizations07/12/2017 02:14 AM
1052FeatureNormalLocalparam array can't be passed into parameter-called function04/07/2016 09:20 AM
1036ConfirmedNormalReset fails to respond when driven from vector containing clock enable02/24/2016 02:42 PM
1027ConfirmedNormalPartly out of range part-select gives wrong runtime result02/10/2016 07:30 PM
1011ConfirmedNormalCan't reference interface functions inside of generate blocks11/19/2017 12:56 PM
1008ConfirmedNormalIncorrect results with partially out-of-bounds part select (re-opened)11/19/2017 12:54 PM
991ConfirmedNormalAssignment to unpacked array causes "Assignment pattern missed initializing elements" error messageJohan Bjork11/19/2017 12:57 PM
982FeatureNormalSupport pre / post increment / decrement in conditional expressions10/27/2015 02:11 PM
909FeatureNormalinteger arrays as DPI-C function call arguments05/15/2015 01:51 AM
860FeatureLowSupport for /*verilator public*/ on SV structs too?12/19/2014 11:17 PM
850FeatureNormalFind UNUSED and UNDRIVEN components in structsJeremy Bennett11/26/2014 10:03 PM
(1-25/64) Per page: 25, 100

Also available in: Atom CSV