Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
1468 Feature Normal Add Continuous Integration Todd Strader 06/25/2019 01:33 PM
1454 Feature Normal Support for loop index into generated arrays 06/04/2019 11:05 AM
1442 Confirmed Normal Enum value not made sized when enum sized Wilson Snyder 05/16/2019 01:45 AM
1439 Feature Normal Add "included from" and macro expansion information in error messages Todd Strader 06/22/2019 09:01 PM
1435 Feature Normal Report column numbers and source text in error messages 05/14/2019 09:53 PM
1430 AskedReporter Normal Broken node on indexed interface modport Wilson Snyder 05/22/2019 02:06 AM
1429 Feature Normal Feature request: elaboration tasks 06/15/2019 01:35 PM
1422 Feature Normal VPI hierarchy naming Wilson Snyder 06/22/2019 09:04 PM
1395 Feature Normal Extend UNUSED to flag signals which are not in the cone of a module output 02/07/2019 01:00 AM
1382 AskedReporter Normal Inconsistent LITENDIAN warnings on arrays 01/03/2019 09:40 AM
1373 Feature Normal Cannot write to top-level tristate ports 12/06/2018 05:10 PM
1366 AskedReporter Normal Large increase in design header file with threads and tracing 11/29/2018 11:13 PM
1315 Feature Normal Using an array in a function called from a parameter 09/24/2018 02:54 PM
1314 Confirmed Normal Bad scaling, if there are nasty forests of generate statements John Coiner 05/31/2018 11:25 PM
1305 Confirmed Normal Error messages do not contain hierarchical information Todd Strader 06/20/2019 11:36 AM
1292 Feature Normal scr1 test suite: |-> and |=> operators are unsupported in assertions 10/05/2018 01:01 AM
1288 Confirmed Normal scr1 test suite: In some cases mixed assignment to struct member fails 03/10/2018 08:32 PM
1286 Confirmed Normal scr1 test suite: processing passes get stuck, and allocate huge amounts of system RAM when verilog contains memory blocks 03/10/2018 04:21 AM
1282 Assigned Normal False UNOPTFLAT warning when using 2 interfaces with the same name on different hierarchies, connected to each-other with wire 03/04/2018 12:27 PM
1278 Confirmed Normal Unsupported LHS tristate construct: ARRAYSEL 02/26/2018 09:05 AM
1185 Feature Normal Support for interfaces in top level ports 08/29/2017 02:54 AM
1184 Feature Normal Verilator doesn't detect multiple assignment 11/19/2017 12:53 PM
1104 Feature Normal No support for parameterized interface in module "signal" list. 11/23/2017 05:24 PM
1096 Confirmed Normal UNOPT and UNOPTFLAT V3Split optimizations 07/12/2017 02:14 AM
1052 Feature Normal Localparam array can't be passed into parameter-called function 04/07/2016 09:20 AM
(1-25/70) Per page: 25, 100

Also available in: Atom CSV