Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
1513 New Normal CONTRIBUTING file 09/21/2019 05:43 PM
1515 Feature Low VPI: Log all variables that were accessed Stefan Wallentowitz 09/21/2019 06:26 PM
1514 Feature Low Switch for file to read public signals from Stefan Wallentowitz 09/21/2019 06:36 PM
1489 Feature Normal Python support for Verilated designs Maarten De Braekeleer 08/29/2019 10:36 PM
1482 Feature Normal Conditional event controls ("iff") 07/26/2019 11:31 PM
1479 Feature Normal Feature Request: VerilatedVcd callback on rolloverMB Marc Jessome 07/22/2019 10:15 PM
1470 Feature Low VPI systemtf Stefan Wallentowitz 09/20/2019 03:40 PM
1469 Feature Low VPI module 06/20/2019 01:48 PM
1454 Feature Normal Support for loop index into generated arrays 06/04/2019 11:05 AM
1395 Feature Normal Extend UNUSED to flag signals which are not in the cone of a module output 02/07/2019 01:00 AM
1373 Feature Normal Cannot write to top-level tristate ports 12/06/2018 05:10 PM
1315 Feature Normal Using an array in a function called from a parameter 07/23/2019 07:53 PM
1292 Feature Normal scr1 test suite: |-> and |=> operators are unsupported in assertions 10/05/2018 01:01 AM
1185 Feature Normal Support for interfaces in top level ports 08/29/2017 02:54 AM
1184 Feature Normal Verilator doesn't detect multiple assignment 11/19/2017 12:53 PM
1104 Feature Normal No support for parameterized interface in module "signal" list. 11/23/2017 05:24 PM
860 Feature Low Support for /*verilator public*/ on SV structs too? 12/19/2014 11:17 PM
850 Feature Normal Find UNUSED and UNDRIVEN components in structs Jeremy Bennett 11/26/2014 10:03 PM
821 Feature Normal Support RHS of ==? or !=? as a indexed element into parameter array 06/29/2019 11:17 AM
784 Feature Normal Support for SystemVerilog coverage 06/10/2014 02:00 AM
757 Feature Normal Verilator handling of combo always block 05/02/2014 12:40 PM
726 Feature Normal Support enum type checking lint checks 03/25/2014 12:27 AM
697 Feature Normal Support net aliasing 11/07/2013 07:22 PM
629 Feature Low Non-vector timing loop warning 03/16/2013 12:33 AM
593 Feature Low Support running make and creating top C file 01/15/2013 12:20 PM
(1-25/916) Per page: 25, 100, 250

Also available in: Atom CSV