Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
1314 Confirmed Normal Bad scaling, if there are nasty forests of generate statements John Coiner 05/31/2018 11:25 PM
365 Feature Normal bidrectional arrays not supported as module ports 11/23/2017 04:45 PM
364 Feature Low blocking & non-blocking assigns -- verilator issues error when no logical conflict exists Wilson Snyder 04/15/2012 08:28 PM
1400 Resolved Normal Bug: verilator sometimes fails to detect electrical short Wilson Snyder 02/28/2019 03:20 AM
1011 Confirmed Normal Can't reference interface functions inside of generate blocks 11/19/2017 12:56 PM
1373 Feature Normal Cannot write to top-level tristate ports 12/06/2018 05:10 PM
662 Confirmed Normal Clock gated signals not synchronised if used as a logical input 07/03/2013 12:39 AM
50 Feature Normal Clock gating support? 10/28/2009 01:51 PM
1363 AskedReporter Low CMake and Python support Patrick Stewart 10/25/2018 01:24 AM
1326 AskedReporter Normal Comb Logic order problem 08/11/2018 03:42 PM
385 Feature Low Dpi exported tasks with array inputs don't compile. Wilson Snyder 07/15/2012 03:19 PM
1305 Confirmed Normal Error messages do not contain hierarchical information Todd Strader 05/04/2018 10:38 AM
648 Confirmed Normal Error-BLKANDNBLK with nested modules in generate block 01/26/2019 04:28 AM
1395 Feature Normal Extend UNUSED to flag signals which are not in the cone of a module output 02/07/2019 01:00 AM
1407 AskedReporter Urgent facing a error for verilatedvcdsc Wilson Snyder 03/08/2019 11:14 PM
63 Feature Normal False Signal unoptimizable: circular logic warning 05/27/2016 10:14 PM
1282 Assigned Normal False UNOPTFLAT warning when using 2 interfaces with the same name on different hierarchies, connected to each-other with wire 03/04/2018 12:27 PM
1384 Resolved Normal File-extension language option not consistently applied Wilson Snyder 03/10/2019 06:09 PM
850 Feature Normal Find UNUSED and UNDRIVEN components in structs Jeremy Bennett 11/26/2014 10:03 PM
225 Feature Normal hierarchical compilation of designs for scalability 03/17/2010 08:14 PM
1382 AskedReporter Normal Inconsistent LITENDIAN warnings on arrays 01/03/2019 09:40 AM
792 Confirmed Normal Incorrect handling of index out of declared bound on multi-dim packed array 06/30/2014 07:34 AM
1008 Confirmed Normal Incorrect results with partially out-of-bounds part select (re-opened) 11/19/2017 12:54 PM
821 Feature Normal Is an indexed element into a parameter array a constant? 09/21/2014 12:53 PM
1366 AskedReporter Normal Large increase in design header file with threads and tracing 11/29/2018 11:13 PM
(1-25/69) Per page: 25, 100

Also available in: Atom CSV