Major Tools
Other Tools
General Info


If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.

Apply Clear

# Status Priority Subject Assignee Updated
1408 Feature Low Support concatenation select 03/14/2019 10:09 AM
1383 Resolved Normal Support SystemVerilog void casts & warn if not present Wilson Snyder 03/10/2019 07:12 PM
1384 Resolved Normal File-extension language option not consistently applied Wilson Snyder 03/10/2019 06:09 PM
1407 AskedReporter Urgent facing a error for verilatedvcdsc Wilson Snyder 03/08/2019 11:14 PM
1406 Resolved Low Mixed _WIN32/WIN32 definitions causes compiler error over mkdir defintion in verilated.cpp in Visual Studio Wilson Snyder 03/05/2019 02:39 PM
1400 Resolved Normal Bug: verilator sometimes fails to detect electrical short Wilson Snyder 02/28/2019 03:20 AM
1396 Resolved Normal Verilator random number generated seeded with lrand48(), which isn't deterministic across platforms Wilson Snyder 02/08/2019 05:52 PM
1395 Feature Normal Extend UNUSED to flag signals which are not in the cone of a module output 02/07/2019 01:00 AM
648 Confirmed Normal Error-BLKANDNBLK with nested modules in generate block 01/26/2019 04:28 AM
544 Feature Normal Support associative arrays 01/25/2019 12:20 AM
1382 AskedReporter Normal Inconsistent LITENDIAN warnings on arrays 01/03/2019 09:40 AM
1373 Feature Normal Cannot write to top-level tristate ports 12/06/2018 05:10 PM
1366 AskedReporter Normal Large increase in design header file with threads and tracing 11/29/2018 11:13 PM
1363 AskedReporter Low CMake and Python support Patrick Stewart 10/25/2018 01:24 AM
1292 Feature Normal scr1 test suite: |-> and |=> operators are unsupported in assertions 10/05/2018 01:01 AM
1351 Feature Low Support for loading stimulus from VCD file 09/27/2018 04:34 PM
1315 Feature Normal Using an array in a function called from a parameter 09/24/2018 02:54 PM
1326 AskedReporter Normal Comb Logic order problem 08/11/2018 03:42 PM
1314 Confirmed Normal Bad scaling, if there are nasty forests of generate statements John Coiner 05/31/2018 11:25 PM
1305 Confirmed Normal Error messages do not contain hierarchical information Todd Strader 05/04/2018 10:38 AM
1288 Confirmed Normal scr1 test suite: In some cases mixed assignment to struct member fails 03/10/2018 08:32 PM
1286 Confirmed Normal scr1 test suite: processing passes get stuck, and allocate huge amounts of system RAM when verilog contains memory blocks 03/10/2018 04:21 AM
1282 Assigned Normal False UNOPTFLAT warning when using 2 interfaces with the same name on different hierarchies, connected to each-other with wire 03/04/2018 12:27 PM
1278 Confirmed Normal Unsupported LHS tristate construct: ARRAYSEL 02/26/2018 09:05 AM
1104 Feature Normal No support for parameterized interface in module "signal" list. 11/23/2017 05:24 PM
(1-25/69) Per page: 25, 100

Also available in: Atom CSV