Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
1402 New Low Compile verilator to webassembly 02/20/2019 03:04 PM
1400 New Normal Bug: verilator sometimes fails to detect electrical short 02/19/2019 02:48 AM
1399 New Normal x-assign and x-initial 'unique' setting appears not to work 02/16/2019 07:13 PM
1397 NoFixNeeded Normal Error on unsized literal constants: Too many digits for 32 bit number 02/07/2019 12:49 AM
1396 Resolved Normal Verilator random number generated seeded with lrand48(), which isn't deterministic across platforms Wilson Snyder 02/08/2019 05:52 PM
1395 Feature Normal Extend UNUSED to flag signals which are not in the cone of a module output 02/07/2019 01:00 AM
1391 Closed Normal Trying to cast non-static DPI export functions to (void *) Wilson Snyder 01/28/2019 12:32 PM
1388 Closed Normal Circular typedef causes infinite loop Wilson Snyder 01/28/2019 12:32 PM
1387 Closed Normal Internal error when task is used to assign subscripted vector Wilson Snyder 01/28/2019 12:32 PM
1386 Closed Normal Reading free memory after unrolling a gen loop Wilson Snyder 01/28/2019 12:32 PM
1385 Closed Normal Uninitialized data written to dependency file, if executable is found from PATH Wilson Snyder 01/28/2019 12:32 PM
1384 AskedReporter Normal File-extension language option not consistently applied 01/22/2019 11:48 PM
1383 Feature Normal Support SystemVerilog void casts 01/02/2019 11:16 PM
1382 AskedReporter Normal Inconsistent LITENDIAN warnings on arrays 01/03/2019 09:40 AM
1381 Closed Normal "Duplicate declaration of cell" diagnostic with missing location Wilson Snyder 01/28/2019 12:32 PM
1380 Closed Normal Large numbers silently truncated Wilson Snyder 01/28/2019 12:32 PM
1378 Closed Low SystemVerilog array initialization crashes verilator with no useful error message Wilson Snyder 01/28/2019 12:32 PM
1377 AskedReporter Normal Segmentation Fault when tracing is enabled Wilson Snyder 12/16/2018 12:26 AM
1376 Closed Normal Incorrect array contents in FST and LXT2 output formats Wilson Snyder 01/28/2019 12:32 PM
1373 Feature Normal Cannot write to top-level tristate ports 12/06/2018 05:10 PM
1372 Closed Normal XML output insufficiently qualified Wilson Snyder 01/28/2019 12:32 PM
1370 Closed Normal Slow file compiled with OPT_FAST when --output-split is used Wilson Snyder 12/01/2018 08:17 PM
1369 Closed Normal Raise error / warning on continous assignment to reg Wilson Snyder 12/04/2018 06:46 AM
1367 NoFixNeeded Normal [newbie] Is there a way to keep SystemC port types "sc_uint<xx>" ? 11/27/2018 10:05 AM
1366 AskedReporter Normal Large increase in design header file with threads and tracing 11/29/2018 11:13 PM
(1-25/831) Per page: 25, 100, 250

Also available in: Atom CSV