Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
1419 New Normal --trace-fst documentation issue Todd Strader 04/16/2019 09:48 PM
1418 WillNotFix Normal Having trouble assigning signals of interfaces to regs within for loop 04/15/2019 02:26 PM
1417 Resolved Low FST regression tests fail instead of skip if fst2vcd isn't installed Wilson Snyder 04/11/2019 12:52 AM
1415 Resolved Normal Verilator generates calls to an undefined function named: VL_SHIFTR_QQW Larry Lee 04/06/2019 01:20 AM
1414 New Normal Multi dimensional variable in function causing issues 04/03/2019 03:37 PM
1413 Resolved Normal Wrong printf/scanf format specifiers used for MinGW targets Sergey Kvachonok 04/02/2019 10:25 PM
1412 Resolved Normal Verilator generates calls to an undefined function named: VL_SHIFTL_QQW Larry Lee 03/29/2019 12:20 AM
1411 Resolved Low # comments support in .mem files Frederic Requin 03/27/2019 11:40 AM
1409 NoFixNeeded Normal Incorrect Result of Cascading Module Using Generate Statement 03/15/2019 11:12 AM
1408 Feature Low Support concatenation select 03/14/2019 10:09 AM
1407 AskedReporter Urgent facing a error for verilatedvcdsc Wilson Snyder 03/08/2019 11:14 PM
1406 Closed Low Mixed _WIN32/WIN32 definitions causes compiler error over mkdir defintion in verilated.cpp in Visual Studio Wilson Snyder 03/24/2019 01:15 AM
1405 WillNotFix Normal Port defined as a net but used as a reg is not flagged as an error Wilson Snyder 03/11/2019 08:33 AM
1402 NoFixNeeded Low Compile verilator to webassembly 03/21/2019 11:20 AM
1400 Closed Normal Bug: verilator sometimes fails to detect electrical short Wilson Snyder 03/24/2019 01:15 AM
1399 NoFixNeeded Normal x-assign and x-initial 'unique' setting appears not to work 03/02/2019 01:19 AM
1397 NoFixNeeded Normal Error on unsized literal constants: Too many digits for 32 bit number 02/07/2019 12:49 AM
1396 Closed Normal Verilator random number generated seeded with lrand48(), which isn't deterministic across platforms Wilson Snyder 03/24/2019 01:15 AM
1395 Feature Normal Extend UNUSED to flag signals which are not in the cone of a module output 02/07/2019 01:00 AM
1391 Closed Normal Trying to cast non-static DPI export functions to (void *) Wilson Snyder 01/28/2019 12:32 PM
1388 Closed Normal Circular typedef causes infinite loop Wilson Snyder 01/28/2019 12:32 PM
1387 Closed Normal Internal error when task is used to assign subscripted vector Wilson Snyder 01/28/2019 12:32 PM
1386 Closed Normal Reading free memory after unrolling a gen loop Wilson Snyder 01/28/2019 12:32 PM
1385 Closed Normal Uninitialized data written to dependency file, if executable is found from PATH Wilson Snyder 01/28/2019 12:32 PM
1384 Closed Normal File-extension language option not consistently applied Wilson Snyder 03/24/2019 01:15 AM
(1-25/844) Per page: 25, 100, 250

Also available in: Atom CSV