Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
1397 NoFixNeeded Normal Error on unsized literal constants: Too many digits for 32 bit number 02/07/2019 12:49 AM
1391 Closed Normal Trying to cast non-static DPI export functions to (void *) Wilson Snyder 01/28/2019 12:32 PM
1388 Closed Normal Circular typedef causes infinite loop Wilson Snyder 01/28/2019 12:32 PM
1387 Closed Normal Internal error when task is used to assign subscripted vector Wilson Snyder 01/28/2019 12:32 PM
1386 Closed Normal Reading free memory after unrolling a gen loop Wilson Snyder 01/28/2019 12:32 PM
1385 Closed Normal Uninitialized data written to dependency file, if executable is found from PATH Wilson Snyder 01/28/2019 12:32 PM
1381 Closed Normal "Duplicate declaration of cell" diagnostic with missing location Wilson Snyder 01/28/2019 12:32 PM
1380 Closed Normal Large numbers silently truncated Wilson Snyder 01/28/2019 12:32 PM
1378 Closed Low SystemVerilog array initialization crashes verilator with no useful error message Wilson Snyder 01/28/2019 12:32 PM
1376 Closed Normal Incorrect array contents in FST and LXT2 output formats Wilson Snyder 01/28/2019 12:32 PM
1372 Closed Normal XML output insufficiently qualified Wilson Snyder 01/28/2019 12:32 PM
1370 Closed Normal Slow file compiled with OPT_FAST when --output-split is used Wilson Snyder 12/01/2018 08:17 PM
1369 Closed Normal Raise error / warning on continous assignment to reg Wilson Snyder 12/04/2018 06:46 AM
1367 NoFixNeeded Normal [newbie] Is there a way to keep SystemC port types "sc_uint<xx>" ? 11/27/2018 10:05 AM
1365 Duplicate Normal False BLKANDNBLK error for different signals in a vector 11/07/2018 06:42 PM
1364 Closed Low Verilator hangs in malloc() when assignment pattern key is not found Wilson Snyder 12/01/2018 08:17 PM
1362 NoFixNeeded Normal How do I read cover-user information Flemming Andersen 10/19/2018 12:03 AM
1361 Closed Low Perl wrappers on windows [Patch included] Patrick Stewart 10/27/2018 12:44 PM
1360 Closed Normal Adding support for passing by reference Wilson Snyder 12/01/2018 08:17 PM
1359 WillNotFix Normal WaveJSON tracing support 10/08/2018 02:03 AM
1358 Closed Normal Improve FST support to show enums 10/27/2018 12:43 PM
1356 Closed Normal Support FST Sergi Granell 10/06/2018 02:13 PM
1353 NoFixNeeded Normal Convergence failures, how to debug 10/05/2018 11:53 AM
1352 WillNotFix Normal Do you have plan to use CMake to replace current autoconf? 10/24/2018 07:25 PM
1350 Closed Low Support for immediate restict Wilson Snyder 10/06/2018 02:14 PM
(1-25/761) Per page: 25, 100, 250

Also available in: Atom CSV