Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Activity

From 01/19/2020 to 02/17/2020

01/27/2020

01:17 PM Issue #1662: How to access multiple capture groups in AUTOINST REGEXP?
Sorry, thought you were referring to a template of a AUTOINST. The cell name regexp attached to the AUTOINST itself ... Wilson Snyder
12:30 PM Issue #1662: How to access multiple capture groups in AUTOINST REGEXP?
What about in the instance name rather than the ports? Or what happens if I have two lots of regex?... Shareef Jalloq
12:03 PM Issue #1662 (NoFixNeeded): How to access multiple capture groups in AUTOINST REGEXP?
Use backslash 1, 2, 3 etc. Please see https://github.com/veripool/verilog-mode/blob/master/FAQ.adoc#how-do-i-use-auto... Wilson Snyder
10:24 AM Issue #1662 (NoFixNeeded): How to access multiple capture groups in AUTOINST REGEXP?
Hi,
I'm wanting to pull out a number of terms from an AUTOINST regexp but can't find an example. If I have two mo...
Shareef Jalloq
 

Also available in: Atom