Project

General

Profile

[logo] 
 
Home
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Activity

From 07/12/2010 to 08/10/2010

08/05/2010

05:40 PM Issue #276 (Closed): Updating text from file on every C-c,C-a
Glad it works. Wilson Snyder
05:36 PM Issue #276: Updating text from file on every C-c,C-a
Sorry for the confusion. I googled the issue and saw that someone else was having problems with this macro. I updated... Andreas Olofsson
03:18 PM Issue #276: Updating text from file on every C-c,C-a
Um, I'm confused, don't you want it to insert on every C-c C-a?
Wilson Snyder
12:53 PM Issue #276 (Closed): Updating text from file on every C-c,C-a
My apologies if there is an easy way to do this already, but I couldn't find one, so I am adding this as a feature re... Andreas Olofsson

07/27/2010

09:40 PM Issue #273 (Closed): Verilog-mode module parameter indentation
I have noticed an indentation problem in verilog-mode v.631 on emacs 23.1 and 23.2 when using this particular style... Tony Keiser

07/23/2010

12:14 AM Issue #272 (Closed): verilog-pretty-expr incorrect interactive prompt
Fixed in rev631, thanks for pointing out the fix, too. Wilson Snyder

07/22/2010

03:04 PM Issue #272 (Closed): verilog-pretty-expr incorrect interactive prompt
verilog-pretty-expr prompts for an regular-expression, but quiet was added as a flag.
My fix was to add i\n to t...
Mark Johnson

07/21/2010

10:42 AM Issue #271: Indentation issues with doxygen comments
Thanks for the report.
Mac, BTW I was going to argue the task is indented properly and it's the initial that is im...
Wilson Snyder
09:25 AM Issue #271 (WillNotFix): Indentation issues with doxygen comments
Here is a collection of indentation issues I see with Revision 629... Scott Roland

07/19/2010

03:54 PM Issue #270: AUTOINST and SystemVerilog interfaces
Thinking about it, it is unrelated.
thanks for looking into this.
Luis Gutierrez
03:47 PM Issue #270: AUTOINST and SystemVerilog interfaces
Ignoring the modports is easy enough. Can you give an example of what you mean by:
"May I suggest having a syntax...
Wilson Snyder
03:44 PM Issue #270: AUTOINST and SystemVerilog interfaces

From the point of view of AUTOINST, I would expect verilog-mode to pay attention to the singal declarations (ie, i...
Luis Gutierrez
03:20 PM Issue #270: AUTOINST and SystemVerilog interfaces
This is new behavior. The first part is to search for interfaces, this is easy.
What would you expect the output ...
Wilson Snyder
03:06 PM Issue #270 (Closed): AUTOINST and SystemVerilog interfaces
See http://www.veripool.org/boards/15/topics/show/315-Verilog-mode-AUTOINST-and-SystemVerilog-interfaces Wilson Snyder

07/15/2010

11:08 AM Issue #269 (Closed): A patch to add verilog-auto-tieoff-ignore-regexp
Great patch! Applied and in rev629. Thanks.
Wilson Snyder

07/14/2010

10:49 PM Issue #269 (Closed): A patch to add verilog-auto-tieoff-ignore-regexp
If you would consider folding this in, that would be great. ... Gary Delp
 

Also available in: Atom