Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Activity

From 01/29/2013 to 02/27/2013

02/21/2013

12:27 PM Issue #433: indenting for some forms of SystemVerilog constraints is wrong/odd
The way things get fixed with open source is you "assign" yourself to fix it.
Bruce <bluewlvrn@gmail.com> submitte...
Wilson Snyder
07:45 AM Issue #433: indenting for some forms of SystemVerilog constraints is wrong/odd
Can you please assign someone to fix this? Any OVM/UVM verification code is extremely annoying to deal with because o... Austin Harris

02/04/2013

07:32 PM Issue #612 (Closed): confused using AUTO_TEMPLATE with regexp for instance name and pin name
Wilson Snyder
07:31 PM Issue #612: confused using AUTO_TEMPLATE with regexp for instance name and pin name
Once you use @"..." normal @ substitution doesn't occur as it would make a mess. So once in lisp do everything in li... Wilson Snyder
06:52 PM Issue #612 (Closed): confused using AUTO_TEMPLATE with regexp for instance name and pin name
Hi Wilson.
This one is obviously beyond my ELISP understanding (which doesn't take much). I can use regexp to get...
David Rogoff
 

Also available in: Atom